Problem occurs during pipelining , Basic Computer Science

Assignment Help:
While pipelining can cruelly cut the time taken to execute a program, there are troubles that cause it to not work as well as it possibly shall. The three stages of the instruction execution process do not essentially take an equal amount of time, with the time taken for ''execute'' being usually longer than ''fetch''. This makes it much harder to synchronize a variety of stages of the different instructions. Also, some instructions may be dependent on the results of other previous instructions. This can arise when data produced previous needs to be used, or when a conditional branch based on a previous result is used.
One of the easiest ways in which the effects of these troubles can be reduced is by breaking the instruction execution cycle into stages that are more possible to be of an equal duration.
Although, while this may resolve some of the troubles outlined above, it is not without creating further tribulations of its own. Initially, it is not always the case than an instruction will use all six of these stages. Easy load instructions, for example, will not require the use of the final ''write operand'' stage, which would perhaps upset the synchronization. There is also the matter of potential variances within the memory system, as three of the above stages (fetch instruction, fetch operands, write operand) need access to the memory. Many memory management systems would not permit three separate instructions to be accessing the memory immediately, and hence the pipelining would not be as useful as it would first seem.
On top of this, the difficulty of conditional branching and consequence dependant instructions also occurs. This means that the processor requires to be designed well so as to cope with these potential interruptions to the flow of data. As you can tell, there are many subjects which need to be taken into consideration involving to the technique of pipelining. While it is a powerful method for the purpose of increasing CPU performance, it does need careful design and consideration so as to achieve the best possible results.

Related Discussions:- Problem occurs during pipelining

Summery, This is an article and I want great synopsis for the article

This is an article and I want great synopsis for the article

What is meant by clock skew and clock drift among clocks, QUESTION (a) ...

QUESTION (a) Describe what is meant by Clock Skew and Clock Drift among clocks in a distributed system. (b) A clock is reading 08:25:46.0 (hr:min:sec) when it is discovered

What is the delay of the filter, QUESTION We wish to use the Kaiser win...

QUESTION We wish to use the Kaiser window method to design a discrete-time filter with generalized linear phase that meets specifications of the following form:

Constant bit rate atm theory, For the connections that request a static amo...

For the connections that request a static amount of bandwidth that is continuously available during the connection lifetime. Is intended to support real time applications requiring

Explain Processes Vs Threads?, In many respect threads operate in the simil...

In many respect threads operate in the similar way as that of processes. A number of the similarity and differences are: Similarities • Similar to processes threads share CPU and o

Right click on a folder, I want the detailed theory about the options which...

I want the detailed theory about the options which occur when we right click on a folder.

Logic instructions , They are used to act upon logic operations on the oper...

They are used to act upon logic operations on the operators. AND OR, NEG NOT TEST XOR AND INSTRUCTION Function: It acts upon the conjunction of the operators bit by bit. Syntax: A

In-door patient department, In-door Patient Department Ideally all ...

In-door Patient Department Ideally all features of OPD.  Both OPD and IPD modules should be inter-linked.  In addition all details pertaining to the patient's medica

Read only memory (rom), Read only memory (rom): The problem with RAM is...

Read only memory (rom): The problem with RAM is that its memory is volatile, i.e. it loses all its data when the power supply is removed.  A non-volatile memory is a permanent

Define Function of OSI Layers, OSI Layers: Open Systems Interconnection mod...

OSI Layers: Open Systems Interconnection model is a reference model developed by International Organization for Standardization in 1984, as a conceptual structure of principles fo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd