Problem occurs during pipelining , Basic Computer Science

Assignment Help:
While pipelining can cruelly cut the time taken to execute a program, there are troubles that cause it to not work as well as it possibly shall. The three stages of the instruction execution process do not essentially take an equal amount of time, with the time taken for ''execute'' being usually longer than ''fetch''. This makes it much harder to synchronize a variety of stages of the different instructions. Also, some instructions may be dependent on the results of other previous instructions. This can arise when data produced previous needs to be used, or when a conditional branch based on a previous result is used.
One of the easiest ways in which the effects of these troubles can be reduced is by breaking the instruction execution cycle into stages that are more possible to be of an equal duration.
Although, while this may resolve some of the troubles outlined above, it is not without creating further tribulations of its own. Initially, it is not always the case than an instruction will use all six of these stages. Easy load instructions, for example, will not require the use of the final ''write operand'' stage, which would perhaps upset the synchronization. There is also the matter of potential variances within the memory system, as three of the above stages (fetch instruction, fetch operands, write operand) need access to the memory. Many memory management systems would not permit three separate instructions to be accessing the memory immediately, and hence the pipelining would not be as useful as it would first seem.
On top of this, the difficulty of conditional branching and consequence dependant instructions also occurs. This means that the processor requires to be designed well so as to cope with these potential interruptions to the flow of data. As you can tell, there are many subjects which need to be taken into consideration involving to the technique of pipelining. While it is a powerful method for the purpose of increasing CPU performance, it does need careful design and consideration so as to achieve the best possible results.

Related Discussions:- Problem occurs during pipelining

Find job, I want assignment writingjob

I want assignment writingjob

Discuss about the descriptor classes, Question 1 List down any six feature...

Question 1 List down any six features of a Smartphone Question 2 Give a brief note on a) Internal Flash Disk. b) Use of C++ in Symbian OS Question 3 What are the naming

What is structure, Problem 1 Write a recursive function to find sum of ...

Problem 1 Write a recursive function to find sum of even numbers from 2 to 50 Writing function and explanation Problem 2 What is structure? Explain how structu

System administration and linux/unix, Write a system using script written i...

Write a system using script written in asuitable scripting language to automate taking a basic linux server instance and provisioning it with particular applications based on its I

Register array, #queA register is a memory location surrounded by the CPU i...

#queA register is a memory location surrounded by the CPU itself, designed to be rapidly accessed for purposes of fast data retrieval. Processors normally hold a register array, wh

Software licensing, Software Licensing: Until early 1970's, sharing of...

Software Licensing: Until early 1970's, sharing of software was the accepted norm. Hardware came bundled with software products which could be freely redistributed and the acc

Explain fdma and tdma concepts, Question 1 Explain Wireless Protocol Requi...

Question 1 Explain Wireless Protocol Requirements and also explain in brief medium access control protocol Question 2 Explain FDMA and TDMA concepts Question 3 Exp

Display the item in red colour on a web page, QUESTION (a) Give the app...

QUESTION (a) Give the appropriate syntax to implement a Client-Side Image Map, specifying all possible attributes where required (b) List the benefits of using Cascading Sty

Telecommunications standards, TELECOMMUNICATIONS STANDARDS: They are d...

TELECOMMUNICATIONS STANDARDS: They are defined internationally by the CCITT (Consultative Committee for International Telegraphy and Telephones), but to deal with the rapidly

Pipelining concept, The easiest way to approach pipelining is to regard as...

The easiest way to approach pipelining is to regard as the three stage fetch, decode and execute instruction execution cycle outlined earlier. There are times during each of these

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd