Potentiometric type dvm, Electrical Engineering

Assignment Help:

Potentiometric type DVM: A potentiometric type of DVM, employs voltage comparison technique. In this DVM the unknown Voltage is compared with a reference voltage value is fixed by the setting of the calibrated potentiometer. The potentiometer setting is changed to obtain balance (i.e. null condition).When null conditions are obtained the value of the unknown voltage, is indicated by the dial setting of the potentiometer.

In potentiometric type DVMs, the balance is not obtained manually but is arrived at automatically. Thus, this DVM is in fact a self-balancing potentiometer .The potentiometric DVM is provided with a readout which displays the voltage being measured.

The block diagram of basic circuit of a potentiometric DVM is shown in.

The unknown voltage is filtered and attenuated to suitable level. This input voltage is applied to a comparator (also known as error detector). This error detector may be chopper. The reference voltage is obtained from a fixed voltage source. This L voltage is applied to a potentiometer R. The value of the feedback voltage depends upon the position of the sliding contact; the feedback voltage is also applied to the comparator.

The unknown voltage and the feedback voltages are compared in the comparator. The output voltage of the comparator is the difference of the above two voltages. The difference of voltage is called the error signal. The error signal is amplified and is fed to a potentiometer adjustment device which moves the sliding contact of the potentiometer. This magnitude by which the sliding contact moves depends upon the magnitude of the error signal. The direction of movement of slider depends upon whether the feedback voltage is larger or the input voltage is larger. The sliding contact moves such a place where the feedback voltage equals the unknown voltage. In that case, there will not be any error voltage and hence here will be no input to the device adjusting the position of the sliding contact and therefore it (sliding contact) will come to rest. The position of the potentiometer adjustment device at this point is indicated in numerical form on the digital readout device associated with it. Since the position at which no voltage appears at potentiometer adjustment device is the one where the unknown voltage equals the feedback voltage, the reading of readout device indicates the value of unknown voltage. The reference voltage source must be extremely stable and generally consists of a standard cell or a Zener diode sources.

 


Related Discussions:- Potentiometric type dvm

Circuit of a common drain fet amplifier and explain, Q. Draw the circuit of...

Q. Draw the circuit of a common drain FET amplifier and explain. FET amplifier circuit The weak signal is applied between gate and source and amplified output is obtained

Explain cwd instructions in 8086 family, Explain CWD instructions in 8086...

Explain CWD instructions in 8086 family with example and their effect on flag. Convert signed word to signed double word: CWD instruction enlarges the sign bit of a word int

Khalid, i need to rewrite 24 pages of engineering research.

i need to rewrite 24 pages of engineering research.

Matlab simulation, Simulate and compare BER of QPSK system and 4-QAM system...

Simulate and compare BER of QPSK system and 4-QAM system without grey coding Eb/No=0.2.4.6.8.10

Gis application, GIS APPLICATION IN THE POWER DISTRIBUTION ENVIRONMENT ...

GIS APPLICATION IN THE POWER DISTRIBUTION ENVIRONMENT Previously, we have discussed the IT applications in the areas of Metering, Data Acquisition and Management, Asset Manage

Determine the ratio of starting torque to full-load torque, A three-phase, ...

A three-phase, 400-V, wye-connected induction motor takes the full-load current at 45 V with the rotor blocked. The full-load slip is 4%. Calculate the tappings k on a three-phase

Design a mealy system, Design a Mealy system whose output is 1 iff there ha...

Design a Mealy system whose output is 1 iff there have been exactly two 1's followed by a 0 and then a 1. (a) Assume overlapping is allowed (b) Assume overlapping is not

Integrator with positive voltage on a noninverting input, Q. An integrator ...

Q. An integrator with positive voltage on a noninverting input is shown in Figure. Sketch v o for 60 ms after S has been opened.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd