Positive logic nand gate is equivalent to negative logic nor, Computer Engineering

Assignment Help:

Show that a positive logic NAND gate is equivalent to negative logic NOR gate.

Ans:

Positive logic denotes True or 1 with a high voltage and False or 0 with a low voltage.
Negative logic denotes True or 1 with a low voltage and False or 0 with a high voltage.

The difficulty is equivalent to proving the DeMorgan's rule of complementation that is

(x . y)' = x' + y'

Assume find now truth table for positive NAND and negative NOR.

1301_positive logic NAND gate is equivalent to negative logic NOR gate 1.png

Noticeably, positive NAND gate is equivalent to negative NOR gate.

1235_positive logic NAND gate is equivalent to negative logic NOR gate 2.png

Related Discussions:- Positive logic nand gate is equivalent to negative logic nor

Datatype functions for message passing, Q. Datatype Functions for Message P...

Q. Datatype Functions for Message Passing? Datatype: It denotes type of data in message. This field is essential in the sense that MPI supports heterogeneous computing and diff

The variables that are declared outside all functions, The variable that ar...

The variable that are declared outside all the functions are called The variables that are declared outside every functions are known as global variable.

Computers, Purpose: Front line client service. Make bookings for vehicle se...

Purpose: Front line client service. Make bookings for vehicle servicing, accesses client database, prints invoices for clients etc. The mechanics complete worksheets for the variou

Explains the various levels of parallel processing, Levels of parallel proc...

Levels of parallel processing We could have parallel processing at four levels. i) Instruction Level: Most processors have numerous execution units and can execute numero

Program accept decimal number and convert it into given base, Q Develop a p...

Q Develop a program that accepts decimal number and converts it into given base. Fractional numbers are allowed and negative numbers are not allowed. Also check that entered number

Address phase - computer architecture, Address phase: A PCI bus transa...

Address phase: A PCI bus transaction starts having an address phase. The initiator, after seeing that it has GNT# and the bus is inactive, drives the target address onto the

What is the purpose of cdata in an xml document, Question: (a) What is...

Question: (a) What is the purpose of CDATA in an XML document? Explain your answer using extract codes. (b) Consider the following definition for an address element:

Computer organization and Architecure, Expain the working of associative m...

Expain the working of associative memory

Convert, haw to convert context free grammar to regular grammar

haw to convert context free grammar to regular grammar

Io devices and i/o subsystem and direct memory access, Why IO devices canno...

Why IO devices cannot be connected directly to the system bus? Ans: The IO devices can't be directly connected to the system bus because the following reason A) The data tra

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages