Pn-junction under bias, Electrical Engineering

Assignment Help:

Q. pn-Junction under Bias?

Let an external source be connected between the p- and n-regions, as shown in Figure (a). (b) shows the circuit representation of the pn-junction or diode, and its external circuit. The voltage source V, called the bias, either decreases or increases the potential barrier, thereby controlling the flow of carriers across the junction. With V = 0, the barrier is unaffected and the pn-junction has zero current. Positive values of V, known as forward biasing, decrease the potential barrier, thereby increasing the number of electrons and holes diffusing across the junction. The increased diffusion results in a net current, called the forward current, from the p-tothe n-region. With increased V, the forward current further increases rapidly because the barrier is reduced even further.Making V negative (reverse biasing), on the other hand, increases the potential barrier and reduces the number of carriers diffusing across the boundary. The drift component produced by the electric field from the n-tothe p-region causes a small current, called the reverse current (or saturation current) IS. The magnitude of the saturation current depends on the doping levels in the p- and n-type materials and on the physical size of the junction. Increasing the reverse bias, however, does not affect the reverse current significantly until breakdown occurs.

1316_pn-Junction under Bias.png


Related Discussions:- Pn-junction under bias

Forth generation, Forth Generation VLSI  technology  of IC made it poss...

Forth Generation VLSI  technology  of IC made it possible  to design the  complete  circuit  of ALU  Arithmetic  logic unit and cu ( Control Unit ) within  single  chip  which

Define resistance in lumped-circuit, Q. Define Resistance in lumped-circuit...

Q. Define Resistance in lumped-circuit? An ideal resistor is a circuit element with the property that the current through it is linearly proportional to the potential differenc

What is meaning of parallel in - serial out shift register, What is the Mea...

What is the Meaning of Parallel In - Serial Out Shift Registers? A four-bit parallel in - serial out shift register is shown below D0, D1, D2 and D3 are parallel inputs

#titl4 bit binary addere.., Ask question #Madvantages of 4 bit binary adder...

Ask question #Madvantages of 4 bit binary adder inimum 100 words accepted#

Design mux, Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

What do you mean by nibble, Q. What do you mean by Nibble? The nibble i...

Q. What do you mean by Nibble? The nibble is a collection of bits on a 4-bit boundary. It would not be a particularly interesting data structure except for two items BCD (binar

Explain the neg instruction, Explain the NEG instruction. NEG: Two's c...

Explain the NEG instruction. NEG: Two's complement or arithmetic sign inversion (NEG). The NEG instruction two's complements a number that means that the arithmetic sign of a

Find the per-phase impedance of the load, Q. The two-wattmeter method for m...

Q. The two-wattmeter method for measuring three-phase power is applied on a balanced wye-connected load, and the readings are given by W C = 836W and W A = 224 W If the system

Explain about concentrator expande, In second technique, a concentrator exp...

In second technique, a concentrator expander (CE) is used near cluster of users and another one at exchange end as demonstrated in figure. Only a few junction lines are run between

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd