Pn-junction under bias, Electrical Engineering

Assignment Help:

Q. pn-Junction under Bias?

Let an external source be connected between the p- and n-regions, as shown in Figure (a). (b) shows the circuit representation of the pn-junction or diode, and its external circuit. The voltage source V, called the bias, either decreases or increases the potential barrier, thereby controlling the flow of carriers across the junction. With V = 0, the barrier is unaffected and the pn-junction has zero current. Positive values of V, known as forward biasing, decrease the potential barrier, thereby increasing the number of electrons and holes diffusing across the junction. The increased diffusion results in a net current, called the forward current, from the p-tothe n-region. With increased V, the forward current further increases rapidly because the barrier is reduced even further.Making V negative (reverse biasing), on the other hand, increases the potential barrier and reduces the number of carriers diffusing across the boundary. The drift component produced by the electric field from the n-tothe p-region causes a small current, called the reverse current (or saturation current) IS. The magnitude of the saturation current depends on the doping levels in the p- and n-type materials and on the physical size of the junction. Increasing the reverse bias, however, does not affect the reverse current significantly until breakdown occurs.

1316_pn-Junction under Bias.png


Related Discussions:- Pn-junction under bias

Cpu based exchange, CPU Based Exchange:   In centralized control, all contr...

CPU Based Exchange:   In centralized control, all control equipment is replaced by a single processor which should be quite powerful. It should be capable of processing 10 to 100 c

Explain the delay model, Explain the delay model based on logical effort of...

Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times

Schematic symbols, Schematic Symbols The junction gate field-effect t...

Schematic Symbols The junction gate field-effect transistor or JFET gate is sometimes drawn in the middle of the channel (in place of at the drain or source electrode as in t

Decrease in the dollar return on u.s. deposits, Q. Is a depreciation of the...

Q. Is a depreciation of the dollar/euro exchange rate correlated with a decrease in the dollar return on U.S. deposits? Answer: No, suppose that the Interest Parity is maintai

What are the different functional units in 8086, Bus Interface Unit and imp...

Bus Interface Unit and implementation unit, are the two dissimilar functional units in 8086.

Different types and uses of delay line in cro, Q.   What are the different ...

Q.   What are the different types and uses of delay line in CRO? OR Why is a delay line used in the vertical section of the oscilloscope? Sol. All electronic circui

Transistor in the common base configuration, Draw the circuit of transistor...

Draw the circuit of transistor in the common base configuration. Draw the Active, saturation and cut-off region. List the characteristics of Ideal Op-Amp. Sketch the pin diagram

Illustrate power semiconductor devices, Q. Illustrate Power Semiconductor D...

Q. Illustrate Power Semiconductor Devices? Since the advent of the first thyristor or silicon-controlled rectifier (SCR) in 1957, tremendous advances have been made in power se

Determine the maximum power, Determine the maximum power: 1 For the c...

Determine the maximum power: 1 For the circuit shown below, what value of RL will result in maximum power transfer? Determine the maximum power dissipated in RL. You

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd