Phantom or fictitious loading method, Electrical Engineering

Assignment Help:

Phantom or Fictitious Loading Method

While the capacity of meters under test is extremely high, testing with actual load method would includes a considerable loss of power and would not be economical too. Thus, to prevent wastage of power during testing, phantom load method is adopted.  In these techniques, pressure circuit is supplied from a circuit of normal voltage source and the current circuit from a separate low voltage source.  Therefore, total power consumed during testing becomes extremely small because of small pressure coil current at general voltage plus full load current at extremely less voltage for current circuit meter. Therefore, the meter under test in this condition simulates the full load condition through such phantom load kit.


Related Discussions:- Phantom or fictitious loading method

Find percent error of both meters when measuring a current, Q. Error specif...

Q. Error specifications on a 10-A digital ammeter are given as 0.07% of the reading, 0.05% of full scale, 0.005% of the reading per degree Celsius, and 0.002% of full scale per deg

CST162_hw5, Draw the state diagram for the state machine described by Table...

Draw the state diagram for the state machine described by Table 7.5 in the text. Note, the table shows the transition to the next state S* from the current state S for the next set

Instruction size , Instruction size As we  have seen already  that eac...

Instruction size As we  have seen already  that each instruction has two parts Opcode ( Operation  Code) Which  tells  the types  of operation  to be  performed .

Multiplexers, how to design a 32:1 multiplexer using two 16:1 multiplexers ...

how to design a 32:1 multiplexer using two 16:1 multiplexers and a 2:1 multiplexer?

Hlt halt instruction , HLT Halt Instruction The microprocessor halts  ...

HLT Halt Instruction The microprocessor halts  the execution  of the  program and enters into  the wait  state  the address  and data bus are placed in the  high  impedance st

FET operation, ON output plot of a JFET n-channel transistor if ID is close...

ON output plot of a JFET n-channel transistor if ID is close to IDSS does the value of VGS close to VP?

Explain the procedure for design of sequential circuits, Explain the Proced...

Explain the Procedure for design of Sequential Circuits? The design of the synchronous sequential circuit starts from a set of specifications and culminates in a logic diagram

Society in engineering, Cite a specific example in which the engineer must ...

Cite a specific example in which the engineer must provide maximum efficiency for a given cost

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd