Perform on occurrence of an interrupt, Computer Engineering

Assignment Help:

Q. Perform on occurrence of an interrupt?

Determining these requirements let's work out steps that CPU should perform on occurrence of an interrupt.

The CPU should find out source of interrupt as this will decide which interrupt service routine is to be executed.
The CPU then obtains the address of interrupt service routine which are stored in memory (in general).
What occurs to program the CPU was executing before interrupt? This program requires to be interrupted till CPU executes ISR (Interrupt service program). Do we need to do something for this specific program? Well context of this program is to be kept.
Ultimately CPU executes interrupt service routine till completion of routine. A RETURN statement signifies the end of this routine. Later the control is passed back to interrupted program.

Related Discussions:- Perform on occurrence of an interrupt

Digital Design, Design a serial 2’s complementer with a shift register and ...

Design a serial 2’s complementer with a shift register and a flip-flop

Name the modes of 8255 programmable peripheral interface, What are the diff...

What are the different modes in that 8255 Programmable Peripheral Interface (PPI) can operate? 24 I/O lines in 3-8-bit port groups - A, B, C A, B can be 8-bit input

What is disadvantage of distributed systems, What is disadvantage of Dis...

What is disadvantage of Distributed systems? Ans. Reliability is disadvantage of Distributed system.

Define cpu scheduling, Define CPU scheduling. CPU scheduling is the met...

Define CPU scheduling. CPU scheduling is the method of switching the CPU among various processes. CPU scheduling is the basis of multiprogrammed operating systems. By switching

What is the purpose of guard bits, What is the purpose of guard bits used i...

What is the purpose of guard bits used in floating point operations? The guard bits are the extra bits which are used to retain the in-between steps to enhance the accuracy in

Cache-only memory access model (coma), Cache-Only Memory Access Model (COMA...

Cache-Only Memory Access Model (COMA) As we have discussed previous, shared memory multiprocessor systems may use cache memories with each processor for deducting the execution

Define pipeline speedup, Define pipeline speedup. S(m)=T(l)/T(m) Whe...

Define pipeline speedup. S(m)=T(l)/T(m) Where T(m) is the execution time for some target workload on an m-stage pipeline. T(l) is the execution time for some workload an

Discuss briefly subscriber loop system, Discuss briefly subscriber loop sys...

Discuss briefly subscriber loop system. Subscriber Loop System: Every subscriber in a telephone network is connected usually to the nearest switching office using a dedicated

What are the various layers of a file system, What are the various layers o...

What are the various layers of a file system? The file system is composed of lots of dissimilar levels. Each level in the design uses the characteristic of the lower levels to

Read, i read in b.tech 3year.i can go to hadrabad becouse read of branch p...

i read in b.tech 3year.i can go to hadrabad becouse read of branch parer.why the best instituies in hadrabad in purpus gate and branch paper

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages