Parallelism based on granularity size-granularity, Computer Engineering

Assignment Help:

Parallelism based on Granularity size

Granularity:  Granularity or Grain size is a determine which measure how much computation is devoted in a process.Granularity size is determined by counting the number of instructions in a program section. The following types of grain sizes have been recognized (shown in Figure):

                                        2282_Parallelism based on Granularity size-Granularity.png

 1)   Fine Grain: This type includes approximately less than 20 instructions.

2)   Medium Grain: This type includes approximately less than 500 instructions.

3)   Coarse Grain: This type includes approximately greater than or identical to one thousand instructions.

Based on these Granularity sizes, parallelism can be specified at various stages in a program. These parallelism stages form a hierarchy according to which, lower the level, the greater is the granularity of the process. The degree of parallelism reduces with increase in level. Every stages according to a granularity size demands scheduling and communication overhead. Following are the parallelism levels (shown in Figure ):

                                     788_Parallelism based on Granularity size-Granularity 1.png


Related Discussions:- Parallelism based on granularity size-granularity

Determine the decimal equivalent of octal number, The number 140 in octal i...

The number 140 in octal is equivalent to decimal number ? Ans. (140) 8 = (96) 10 As 1 x 8 2 + 4 x 8 + 0x 1 = 64 + 32 = 96

C programming, Find out useless nonterminal symbols use c program.

Find out useless nonterminal symbols use c program.

What is data link layer, Q. What is Data link layer? Data link layer: ...

Q. What is Data link layer? Data link layer: data link layer is responsible for transmitting a group of bits between adjacent nodes. Group of bits is termed as frame. Network

Explain what are design patterns, Design Patterns are easy and elegant solu...

Design Patterns are easy and elegant solutions of commonly having problems in software design. Design Patterns make it simpler to reuse successful designs and architectures of expe

How many and gates are required to realize Y = CD+EF+G, How many AND gates ...

How many AND gates are required to realize Y = CD+EF+G ? Ans. Y = CD + EF + G for realize this two AND gates are needed (for CD and EF).

Asp and asp.net apps run at the same time on the same server, How would ASP...

How would ASP and ASP.NET apps run at the same time on the same server? Both ASP and ASP.net can be run at similar server, becuase IIS has the capability to respond/serve both

C, Drawbacks of linear arrays

Drawbacks of linear arrays

VLSI implementation of control unit, Q. VLSI Implementation of Control Unit...

Q. VLSI Implementation of Control Unit? A main potential advantage of RISC is VLSI implementation of microprocessor. VLSI Technology has decreased the delays of transfer of inf

What do you mean by daisy chain, Q. What do you mean by Daisy chain? Th...

Q. What do you mean by Daisy chain? This scheme provides a hardware poll. With this scheme, an interrupt acknowledge line is chain by different interrupt devices. All I/O inter

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd