Parallel virtual machine, Computer Engineering

Assignment Help:

Parallel Virtual Machine (PVM):

PVM (Parallel Virtual Machine) is portable message passing programming system which is designed to link different heterogeneous host machines to form a 'virtual machine' that is a single manageable parallel computing resource. Large computational problems like superconductivity studies, molecular dynamics simulations, distributed fractal computations, matrix algorithms can therefore be solved more cost effectively by employing the aggregate power and memory of several computers.

PVM was created by University of Tennessee "Oak Ridge National Laboratory and Emory University". The first version was released in year 1989, version 2 was released in 1991 and lastly version 3 was released in 1993. The PVM software enables a set of heterogeneous computer systems to be viewed as 'single parallel virtual machine'. It transparently handles all data conversion, message routing and task scheduling across a network of incompatible computer architectures. The programming interface of Parallel virtual machine (PVM) is very simple .The user writes his application like collection of cooperating tasks. Task accesses PVM resources by library of standard interface routines. These routines permit the beginning and termination of tasks across the network and communication as well as synchronisation between the tasks. Communication constructs involve those for transmitting and receiving data structures in addition high-level primitives like barrier synchronization and broadcast.


Related Discussions:- Parallel virtual machine

Define in detail about the architecture, Define in detail about the Archite...

Define in detail about the Architecture Architecture is the set of resources visible to machine language programmer: Registers, the memory, data representations, instructions

What is an operating system, What is an operating system? An operating...

What is an operating system? An operating system is system software which provides interface between hardware and user. The operating system gives the means for the proper uti

Show arithmetic subtraction, Q. Show Arithmetic Subtraction? The subtra...

Q. Show Arithmetic Subtraction? The subtraction can be done easily using 2's complement by taking 2's complement of value which is to be subtracted (inclusive of sign bit) and

What are the different kinds of lock modes, What are the different kinds of...

What are the different kinds of lock modes? There are three types of lock modes:- Shared lock Exclusive lock. Extended exclusive list.

Bootstrap, The device is packaged in a 80 pin PLCC device as shown.The main...

The device is packaged in a 80 pin PLCC device as shown.The main groupings of the pins are as follows Port A PA0 - PA7 Parallel Port or Timer Port B PB0 - PB7 Parallel Port or High

Determine why a new system is required, Q. Determine why a new system is re...

Q. Determine why a new system is required? Feasibility Study: - Feasibility study is the method of defining the current problem determining why a new system is essential and

Describe about the forms-DBMS, Describe about the Forms- DBMS Forms ar...

Describe about the Forms- DBMS Forms are generally known as data entry screens as they are user interface that allows data in the tables to be viewed, edited or entered. Forms

Principles for developing successful system, Q. Principles for developing s...

Q. Principles for developing successful system? (1)  Both developers and customers must be involved for accuracy in the information. (2)  A problem solving approach must be

Basic elements of assembly language, Basic elements of  Assembly language:...

Basic elements of  Assembly language: Any Assembly language which consists 3 types of instruction statements that are used to define the program operations: Data secti

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd