Parallel random access machines, Computer Networking

Assignment Help:

PRAM is one of the models used for designing the parallel algorithm as given in Figure. The PRAM models have the following components:

  • A set of identical type of processors state P1, P2, P3 ...Pn.
  • It contains a single shared memory module being shared by all the N processors. As the processors can't communicate with each other directly, shared memory acts as a communication medium for the processors.
  • In direct to connect the N processor with the single shared memory, a component called Memory Access Unit (MAU) is used for accessing the shared memory.

2210_PRAM Model.png

                                                                     PRAM Model

The Following steps are followed by a PRAM model while implementing an algorithm:

i)  Read phase: Firstly, the N processors concurrently read data from N different memory locations of the shared memory and subsequently save the read data into its local registers.

ii)  Compute phase: After that, these N processors perform the logical or arithmetic operation on the data stored in their local registers.

iii) Write phase: Lastly, the N processors parallel write the computed values from their local registers into the N memory locations of the shared memory.


Related Discussions:- Parallel random access machines

Advantages, What are advantages of having e-commerce over extranets

What are advantages of having e-commerce over extranets

State the latest technology in the line of intranet, State the latest techn...

State the latest technology in the line of Intranet The latest technology in the line of Intranet tools has been the Web-based Distributed Authoring and Versioning (WebDAV), w

What is the frame relay, What is the Frame relay, in which layer it comes? ...

What is the Frame relay, in which layer it comes? Ans) Frame relay is an industry standard, shared access, switched Data Link Layer encapsulation that services many virtual circ

Determine the load and throughput in slotted aloha system, In slotted Aloha...

In slotted Aloha system, it has been measured that 70% of slots are occupied by frames (i.e. the remaining slots are empty).  a)  How many frames need to be transmitted, on aver

Comp architecture, In reg-mem architecture, clock cycle is 10 ns wide. It i...

In reg-mem architecture, clock cycle is 10 ns wide. It is proposed that reg-reg architecture be used instead, that reduces the clock cycle by 2 ns. However, it requires an addition

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd