Parallel - flash converter, Electrical Engineering

Assignment Help:

Q. Parallel - flash converter?

Parallel / flash converter.

Also known as parallel A/D converter, this circuit is the simplest to understand. It's formed of a series of comparators, each one comparing input signal to a unique reference voltage. Comparator outputs connect to inputs of a priority encoder circuit that then produces a binary output. Following illustration demonstrates a 3-bit flash ADC circuit: 

2332_Parallel - flash converter.png

Fig: FLASH ADC Circuit

Vref is a stable reference voltage provided by a precision voltage regulator as part of converter circuit, not displayed in schematic. As analog input voltage exceeds reference voltage at each comparator, comparator outputs will sequentially saturate to a high state. Priority encoder generates a binary number based on highest-order active input, ignoring all other active inputs.


Related Discussions:- Parallel - flash converter

What are the different types of patrolling, Q. What are the different types...

Q. What are the different types of Patrolling? When these are adopted? What are points to be considered while preparing the charts? Ans.- Types of Patrolling. 1. Keyman's

Dc machine, explain front pitch and back pich ??

explain front pitch and back pich ??

Explain the procedure for design of sequential circuits, Explain the Proced...

Explain the Procedure for design of Sequential Circuits? The design of the synchronous sequential circuit starts from a set of specifications and culminates in a logic diagram

Determine the total power in balanced delta-connected load, Q. Two wattmete...

Q. Two wattmeters are used, as shown in Figure, to measure the power absorbed by a balanced delta-connected load. Determine the total power in kW, the power factor, and the per-pha

What do you mean by the term procedure, What do you mean by the term proced...

What do you mean by the term procedure? PROC: The PROC and ENDP directives specify the start and end of a procedure. Such directives force structure while the procedure is cle

Addressing model , Addressing Model As we have learned  already  that ...

Addressing Model As we have learned  already  that each instruction has two  parts  one is  op code and another  is operand. Op code  specified  the type  of operations to be

Illustrates power dissipation management in embedded system, Illustrates ab...

Illustrates about the power dissipation management in embedded system? Power Dissipation Management a. Clever real-time programming through Wait and Stop instructions b.

Minimize f in a pos form and obtain a possible realization, Q. The truth ta...

Q. The truth table for F(A,B,C) = Mi (0, 1, 6, 7) is as follows: (a) Express F in a canonical product-of-sums form. (b) Minimize F in a POS form and obtain a possible re

Cro, why is delay line used in vertical deflection on systems of CRO?

why is delay line used in vertical deflection on systems of CRO?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd