Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Discuss the output waveforms for a differentiating circuit.
The output waveform from a differentiating circuit depends upon the time constants and shape of the input wave.Three important cases will be considered. When input is a square wave.-When the input fed to a differentiating circuit is a square wave,output will consist of sharp pulses.During the OC part of the input wave, its amplitude changes abruptly and hence the differentiated wave will be sharp narrow pulse. However during the constant part CB of the input , the output will be zero because the derivative of a constant is zero.
Since time constant RC of the circuit is very small w.r.t time period of input wave and Xc >>R ,the capacitor will become fully half cycle, the output of the circuit will be zero because the capacitor voltage neutralizes the input voltage and there can be no current flow through R.Thus we get a sharp pulse at the output during the start of each half cycle of input wave while for the remainder part of the half cycle of input wave , the output will be zero.In this way , a symmetrical output wave with sharp positive and negative peaks is produced.Such pulses are used in many ways in electronic circuits e.g in television transmitters and receivers,in multivibrators to initiate action etc.
what''s robust?
derive transfer function of S= 2.25+j4.5
Q. When the J and K inputs of a JKFF are tied to logic 1, this device is known as a divide-by-2 counter. Complete the timing diagram shown in Figure for this counter.
Hi, I need help simulating my project in Proteus, problem is, I have never used it before. This is what I have so far. However, feel free to suggest ideas that will make the circ
Q. An n-channel JFET with A = 300 V, P = 2 V, and I DSS = 10 mA is to be operated in the active mode. Determine i D when v DS = 10 V and v GS =-0.5V.
Design a logic circuit when to provide an output when any two or three of four switches are closed.
Dc basing bits: Operating point: operating is cut off; saturation and linear region of bits character are provided as follow: (1) Linear-region operation (2) (1)
Off line UPS System Again the two switches are used in this type of ups as online ups. The difference is that here the main static switch remains normally ON and UP
circuit diagrame
State the advantages and disadvantages of alloying steel with silicon for use as magnetic materials in transformer and electric machines. Extensive utilize, is made of iron-sil
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd