Oscilloscope probe compensation, Electrical Engineering

Assignment Help:

Q. what is oscilloscope probe compensation and how is it adjusted? What effects are noted when the compensation is not correctly adjustment?

Direct Probe: This probe  is simplest of all the probe and uses a shielded coaxial cable. It avoids stray pick up which may create problems when low level signals are being measured. It is usually used for low frequency or low impedance circuit. In using the shielded probe, the shunt capacitance of the probe and cable is added to the input impedance and capacity of the scope and acts to lower the response of the oscilloscope to high impedance and high frequency circuit.

External high impedanc34 probes are used to increase the input resistance and reduce the effective input capacitance of the oscilloscope. A resistor and capacitor combination can be added to an oscilloscope as shown. In effect, of the probe, supposing it is intended to attenuate the signal by a factor of 10. By using equation, where k=10, the values of can be computed as under.

The input resistance has been increased by a factor of 10 while at the same time =, the input capacitance has been decreased by a factor of 10. The combination of and is called probe.

Capacitor is usually adjustable to compensate for difference in input capacitance between oscilloscopes. If the probe capacitance is adjusted the wrong value the oscilloscope will exhibit a factor frequency response. The adjustment of probe is usually checked by displaying a square wave on the CRT screen. If the probe is not properly compensated the display of square waveform will be adversely affected. If the value of is too small, the leading edge of the square wave is rounded off but if the value of is too large the leading edge of square wave overshoots.

 

 

 


Related Discussions:- Oscilloscope probe compensation

Applied mechanics, State whether Lamis theorem is applicable for more than ...

State whether Lamis theorem is applicable for more than three coplanar concurrent forces?

Determine the complete response for capacitance, Consider the circuit of Fi...

Consider the circuit of Figure for t> 0 with zero initial conditions, v Th (t) = 1 V (dc), and R Th = 2 ; L = 1 H. Determine the complete response for vC(t) for capacitance value

Cause of sparking at the brushes of a dc motor, Q. Cause of sparking at the...

Q. Cause of sparking at the brushes of a DC Motor? Ans: Sparking at the brushes can be occur due to poor quality of carbon brushes, loose connection, poor armature of carbon

Define the two stages rc coupled amplifier, a. With neat circuit diagram an...

a. With neat circuit diagram and frequency response curve define the two stages RC coupled amplifier. What are its benefits and applications? b. Sketch ideal and the actual resp

Draw the phasor diagrams for an rlc series circuit, Draw the phasor diagram...

Draw the phasor diagrams for an RLC series circuit supplied by a sinusoidal voltage source with a lagging power factor and a GLC parallel circuit supplied by a sinusoidal current s

Find the t-domain forced response in glc parallel circuit, Consider a GLC p...

Consider a GLC parallel circuit excited by i(t) = Ie st in the time domain. Assume no initial inductive current or capacitive voltage at t = 0. Draw the transformed network in the

Dc machines, compound generator drawback

compound generator drawback

Explain aas instructions in 8086 family, Explain AAS instructions in 8086...

Explain AAS instructions in 8086 family with example and their effect on flag. AAS: it is stands for ASCII adjust after subtraction; this is used to adjust the AX register l

Each cells is connected 4 rows, 20 cells with emf 1.45V and internal resist...

20 cells with emf 1.45V and internal resistance 0.5Ω for each cells is linked 4 rows which every rows having of 5 cells in series. Load resistance 15Ω is connected to the battery.

Define hrq, Define HRQ? The hold demand output requests the access of t...

Define HRQ? The hold demand output requests the access of the system bus. In non- cascaded 8257 systems, this is linked with HOLD pin of CPU. In cascade mode, this pin of a sla

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd