Odd-even merging circuit, Computer Engineering

Assignment Help:

Odd-Even Merging Circuit

Let's firstly understand the idea of merging two sorted sequences using an odd-even merging circuit. The functioning of a merging circuit is as given below:

 1)  Let there be 2 sorted sequences A= (a1, a2, a3, a4......... am) and B= (b1, b2, b3, b4......... bm) that are needed to be merged. 

2)  With help of a merging circuit (m/2, m/2) merge the odd indexed numbers of two sub sequences it implies that (a1, a3, a5......... am-1) and (b1, b3, b5......... bm-1) and so resulting in sorted sequence (c1, c2, c3......... cm).

3) Afterwards, with the help of a merging circuit (m/2, m/2) merge the even indexed numbers of the two sub sequences it implies that (a2, a4, a6......... am) and (b2, b4, b6......... bm) and so resulting in sorted sequence (d1, d2, d3......... dm).

4)  The last output sequence O= (o1, o2, o3......... o2m) is attained in the given below manner: o1 = a1 and o2m = bm .In broad the formula is as following: o2i = min (ai+1, bi) and o2I+1 = max(ai+1,bi ) for i=1,2,3,4..........m-1. 

Now let's take an illustration for merging the 2 sorted sequences of length 4 it implies that A= (a1, a2, a3, a4) and B= (b1, b2, b3, b4). Assume numbers of sequence are A= (4, 6, 9, 10) And B= (2, 7, 8, 12). The circuit of merging the two provided sequences is explained in Figure.

1690_Odd-Even Merging Circuit.png

Figure: Merging Circuit


Related Discussions:- Odd-even merging circuit

Learning weights in perceptrons, Learning Weights in Perceptrons In det...

Learning Weights in Perceptrons In detail we will look at the learning method for weights in multi-layer networks next chapter. The following description of learning in percept

Mapping, what is transform mapping and transaction mapping?

what is transform mapping and transaction mapping?

Logic gates required to build a half adder, What are the gates required to ...

What are the gates required to build a half adder ? Ans. The gates needed to build a half adder are EX-OR gate and AND gate as shown below the logic diagram of half adder:

Data packet from one network to another, A device that forwards data packet...

A device that forwards data packet from one network to another is known as a  Switch device.

Draw a diagram to illustrate the design pattern, Problem: (a) What show...

Problem: (a) What shows a Pattern a Pattern? (b) Which pattern is given below? Justify your answer. public class A { private static A instance = null; private A() {

How many lines of address bus used for memory of 2048 bytes, How many lines...

How many lines of address bus must be used to access 2048 bytes of memory when available RAM chips 128 × 8.  How many lines of these will be common to each chip? Ans. AS chips

How to reduce total amount of disk space in ftp, Q. How to reduce total amo...

Q. How to reduce total amount of disk space in FTP? FTP service compress files to reduce total amount of disk space the files require. Before transferring a file user should te

Illustrate the table of types of serach engines, Illustrate the table of ty...

Illustrate the table of types of serach engines Type in: CIE and the search engine would return about 22 million hits Type in

What are types of applets, There are two different parts of applets. Truste...

There are two different parts of applets. Trusted Applets and Untrusted applets. Trusted Applets are applets with predefined security and Untrusted Applets are applets without any

Internal organization of memory chip - computer architecture, Internal Orga...

Internal Organization of memory chip: Word line & bit lines 16x8 organization : 16 words of 8 bits per Form of an array

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd