Not gate- introduction microprocessors , Electrical Engineering

Assignment Help:

NOT Gate

NOT  gate performs the  inversion operation. This is  also know  as complemented. It  change high logic  level into  low logic level or vice versa. This is a single  input gate . the  output Y can be  expressed in  terms of inputs  as

 

 Y = A -

Where A   represents  NOT operation. If  input  a NOT  gate is  A then out put will be A ( it is  pronounced as A bar)  the logical  symbol  and truhtabel of not  gate  are shown  in fig.

681_NOT  gate.PNG

                                         Figure (a)  symbol  and (b) truth table of not gate


Related Discussions:- Not gate- introduction microprocessors

A.c. machines-the single phase alternator, The single phase alternator ...

The single phase alternator   The underlined italicised terms in the following text identifies terms that you should understand and remember. The simple two pole generator

Explain current and magnetic force, Q. Explain Current and Magnetic Force? ...

Q. Explain Current and Magnetic Force? The rate ofmovement of net positive charge per unit of time through a cross section of a conductor is known as current, i(t) = dq / dt

Transformers, A 15kVA has a turns ratio 1:10. If the voltage applied is 13....

A 15kVA has a turns ratio 1:10. If the voltage applied is 13.8kV and the applied load is 20+j6. Find the current in the secondary winding and the active and reactive power consumed

Show applications for synchronous motors, Q. Show Applications for Synchron...

Q. Show Applications for Synchronous Motors? With constant-speed operation, power factor control, and high operating efficiency, three-phase synchronous motors are employed in

Show that the force exerted on each charge, Q. Consider two 1-C charges sep...

Q. Consider two 1-C charges separated by 1 min free space. Show that the force exerted on each is about one million tons.

Common-drain jfet amplifier, Q. Common-Drain JFET Amplifier? Figure (a)...

Q. Common-Drain JFET Amplifier? Figure (a) shows a CD JFET amplifier in which resistors R 1 , R 2 , and R SS are selected by the bias design, and capacitors CG and CS are chos

DLD, Draw a logic diagram to implement F=ABCDE using only 3 input AND gates...

Draw a logic diagram to implement F=ABCDE using only 3 input AND gates

What is cascade, An arrangement of Windows so every window is neatly stacke...

An arrangement of Windows so every window is neatly stacked with only the title bar of every window is showing.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd