New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Explain basic working of integrators, Q. Explain basic working of Integrato...

Q. Explain basic working of Integrators? Figure shows a noninverting integrator, which can be seen to be a negative impedance converter added with a resistor and a capacitor. N

Installation of meters and verification of connections, Installation of Met...

Installation of Meters and Verification of Connections Apart from testing and calibrating the meters they must be properly installed as per the links diagram. The points in wh

Dc machines, compound generator drawback

compound generator drawback

V-i characteristics - power semiconductor devices , V-I Characteristics ...

V-I Characteristics  In the  normal  mode of  operation of an IGBT  a positive  voltage is applied to the collector relative to emitter. When  the gate is at zero potential wi

Engineering design, following on from the first tma in this module, produce...

following on from the first tma in this module, produce a design report for one design of the product based on one of the scenarios covered on the following pages.

Common source drain and transfer characteristics of a jfet, Q. Draw the com...

Q. Draw the common source drain and transfer characteristics of a JFET. How are they useful? The graph below shows  variation of the drain current Id as a function of the drain

States kirchoff''s voltage law, States Kirchoff's Voltage Law Kirchoff...

States Kirchoff's Voltage Law Kirchoff's Voltage Law (KVL) describes in any closed loop in a network, the algebraic sum Figure of the voltage drops (i.e. products of current

Military services - application of software defined radio, Military Service...

Military Services - Application of Software Defined Radio With the use of SDR technology, the military can reduce radio development costs by providing a common platform to whi

Write a brief note on common drain amplifier, Q. Write a brief note on comm...

Q. Write a brief note on common drain amplifier Since voltage at the gate-drain is more easily determined than that of the voltage at gate-source, the voltage source in the inp

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd