New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Semiconductor, What is the similarities between a vacuum diode and a triode...

What is the similarities between a vacuum diode and a triode?

What is basic working of mosfet, Q. What is basic working of MOSFET? Th...

Q. What is basic working of MOSFET? The metal-oxide-semiconductor construction leads to the name MOSFET, which is also known as insulated-gate FET or IGFET. One type of constru

Society in engineering, cite a specific example in which the engineer must ...

cite a specific example in which the engineer must provide maximum efficiency for a given cost.

Write explanatory notes on paging, Write explanatory notes on Paging. T...

Write explanatory notes on Paging. The memory paging mechanism located inside the 80386 and above permits any physical memory location to be allocated to any linear address. Th

Vhdl, how to construct universal shift register using D-flipflop and mux??

how to construct universal shift register using D-flipflop and mux??

The octal butters 74ls244, The Octal Butters 74LS244 It has  two group ...

The Octal Butters 74LS244 It has  two group  of four  buffer with  no inverted tri state  output ,  controlled by  two active  low  enable lines  (1G and 2G)  as shown in figur

Voltage falls across a resistor simple circuit, To design a VI that can be ...

To design a VI that can be used to show how the voltage falls across a resistor in a simple CR circuit when excited by a step function. The title of the VI will be Capacitor Res

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd