New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Sketch phasor diagrams for lagging power factor load, Q. For a transmission...

Q. For a transmission-line model that includes only the series impedance Z, sketch phasor diagrams for: (a) Lagging power factor load. (b) Leading power factor load.

Form factor, Significance of form factor,why we decide the power handing ca...

Significance of form factor,why we decide the power handing capacity in transmission with the help of form factor?

Emf, State and explain three factors upon which the induced electromotive f...

State and explain three factors upon which the induced electromotive force depends

Determine voltage on the self-biased n-channel, Measurements made on the se...

Measurements made on the self-biased n-channel JFET shown in Figure are V GS =-1 V, I D = 4 mA; V GS =-0.5V, I D = 6.25 mA; and V DD = 15 V. (a) Determine V P and I DSS .

Bode plot, Hai.. i have been given a open loop transfer function to draw a...

Hai.. i have been given a open loop transfer function to draw a bode plot with a particular K value and they asked me to find the value of K for which the phase margin becomes 45d

Composition of fet, Composition of FET The FET (field-effect transisto...

Composition of FET The FET (field-effect transistor) can be constructed from several semiconductors, silicon being by far the most common. Several FETs are made with conventio

Allocative efficiency, Allocative Efficiency: A neoclassical concept refer...

Allocative Efficiency: A neoclassical concept referring to allocation of productive resources (labour, capital, etc.) in a manner that best maximizes well-being (or 'utility') of

Mode 2 - boost converter, Mode 2 In this  mode transistor  gets turne...

Mode 2 In this  mode transistor  gets turned off by  the negative output  of PWM  current  flows  through  inductance L diode D then  divide into two  parts one flows through

Can you explain about slew rate, Q. Can you explain about Slew Rate? Sl...

Q. Can you explain about Slew Rate? Slew (or slewing) rate is a measure of how fast the output voltage can change. It is given by the maximum value of dvo/dt , which is normall

Analysis flow, Analysis Flow Similar to most subjects, the analysis of...

Analysis Flow Similar to most subjects, the analysis of semiconductor devices is also performed by starting from simpler problems and regularly progressing to more complex one

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd