New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Obtain an expression for the induced emf, Q. Consider a conducting loop of ...

Q. Consider a conducting loop of length l and width w, as shown in Figure, rotated about its axis (shown by the broken line) at a speed of ωm rad/s under the influence of a magneti

Consider four cases of operation and explain jk flip-flop, Q. J and K are t...

Q. J and K are the external inputs to the JKFF shown in Figure. Note that gates 1 and 2 are enabled only when the clock pulse is high. Consider the four cases of operation and expl

What are the predefined interrupts in 8086, What are the predefined interru...

What are the predefined interrupts in 8086? The predefined interrupts are, DIVISION BY ZERO (type 0) Interrupt. SINGLE STEP (type 1) Interrupt. NONMASKABLE (ty

Find the effective noise temperature, Q. An antenna with an effective noise...

Q. An antenna with an effective noise temperature of 130 K couples through a waveguide that has a loss of 0.8 dB to a receiver. Find the effective noise temperature presented by th

TRIAC, what are the electrical characteristics of TRIAC?

what are the electrical characteristics of TRIAC?

Delay line in CRO, why we use delay line in CRO what happens if we not use ...

why we use delay line in CRO what happens if we not use it?

Determine efficiency on diffrent load cycle, Q. A 75-kVA transformer has an...

Q. A 75-kVA transformer has an iron loss of 1 kW and a full-load copper loss of 1 kW. If the transformer operates on the following load cycle, determine the all-day efficiency:

Show jkff connected as a t flip-flop, Q. For a JKFFwith JK = 11, the output...

Q. For a JKFFwith JK = 11, the output changes on every clock pulse. The change will be coincident with the clock pulse trailing edge and the flip-flop is said to toggle, when T = 1

Combinational-sequential, Design combinational-sequential electronic logic ...

Design combinational-sequential electronic logic gate circuit for a car wash....

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd