New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Thevenin theorem, advantages and disadvantages of thevenin theorem

advantages and disadvantages of thevenin theorem

Show maximum power transfer, Q. Show Maximum Power Transfer? In order t...

Q. Show Maximum Power Transfer? In order to investigate the power transfer between a practical source and a load connected to it, let us consider Figure , in which a constant v

#title thyristor, what is finger voltage in terms of thyristor

what is finger voltage in terms of thyristor

Abcd propagation , ABCD propagation of an optical ray through a system can...

ABCD propagation of an optical ray through a system can be explained by a simple 2_2 matrix. In ray optics, the characteristic of a system is given by the corresponding ray matrix

Determine the steady state position error, Figure shows the block diagram o...

Figure shows the block diagram of an aircraft pitch stabilization system which uses position, velocity and acceleration feedback. i) Show that for a unit step input the steady s

Write notes on clamping, Q. Write notes on clamping ? When a signal dr...

Q. Write notes on clamping ? When a signal drives an open-ended capacitor the average voltage level on the output terminal of the capacitor is determined by the initial charge

Hold input - externally initiated signals , HOLD Input This  signal (W...

HOLD Input This  signal (When  goes high ) indicates that  other device ( such as DMA Controller) is requesting the  use of  address and data buses. DMA controller is  explaine

Show n-channel depletion mode mosfet, Q. For a transistor, when v GS = -2....

Q. For a transistor, when v GS = -2.0 V, find V DSsat if Vp= -4.0 V for an n-channel depletion mode MOSFET. Solution: V p = -(V DSsat + v SG ) but  v SG = -v GS = -(-

Find the current in resistance, Q. Obtain the Thévenin and Norton equivalen...

Q. Obtain the Thévenin and Norton equivalent circuits for the portion of the circuit to the left of terminals a-b in Figure, and find the current in the 200- resistance.

Conductometry experiment, why conductance is not zero at end pont? reply as...

why conductance is not zero at end pont? reply as soon as possible.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd