New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Elementary induction machines, Elementary Induction Machines In the dis...

Elementary Induction Machines In the discussion that followed Equation, the third possiblemethod of producing constant torque was to cause the mmf axes of stator and rotor to r

Explain the block diagrtam of d.c. voltmeter , Q.   Explain the block diagr...

Q.   Explain the block diagrtam of D.C. voltmeter with direct coupled amplifier. Sol. D.C, voltmeter with direct coupled Amplifier         The D.C. electronic voltmeters

Discuss the low- and high-frequency designs, Consider a CS JFET amplifier w...

Consider a CS JFET amplifier with the following parameters : R 1 = 350 k; R 2 = 100 k, R SS = 1200 , R D = 900 , R L = 1000 , R S = 2000 , ro = 15 k,gm = 6 × 10 -3 S,

Interpret the assembly output of the lc - 3 compilers, Interpret the Assemb...

Interpret the Assembly Output of the LC - 3 Compilers Goals to understand the stack convention of the LC3 compiler: How the stack pointer and frame pointer are managed

Basic working of star topology, Q. Basic working of Star Topology? In S...

Q. Basic working of Star Topology? In Star topology, all user nodes are connected to central node point that interconnects all individual users links and nodes. Data flows from

Wcdma, what is that mean and explain

what is that mean and explain

Switching, With neat diagrams explain the configuration of a step-by-step s...

With neat diagrams explain the configuration of a step-by-step switching system

Transistor Amplifier, I need help designing a BJT amplifier with that meets...

I need help designing a BJT amplifier with that meets the following parameters: voltage gain greater than 300, Ic(Vce=0)=2uA, Vcc=20V.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd