New asic design flow, Electrical Engineering

Assignment Help:

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all the tools, and you explain all data formats, that will be required.  You should choose an example application design to help with your discussion.

Your report for this assignment should include;

1.    Suggest a design flow (graphically and with an accompanying discussion), to take a design from VHDL to GDSII.

2.    Detail all the tools chosen, together with their suppliers.  Include the features of the tool and the data formats that they will accept, and cost the design flow for implementation.

3.    Explain what an ASIC library comprises, and suggest a suitable technology for your chosen application.  Give recommendations on choosing ASIC libraries for any application.

Provide all references for all relevant material, and be aware that the report will be checked for originality via the TurnItIn software.


Related Discussions:- New asic design flow

Magnetic Circuits:, A circular ring of magnetic material has a mean length ...

A circular ring of magnetic material has a mean length of 1m and a cross sectional area of .001m^2.A sawcut of 5mm width is made in the ring . calculate the magnetizing current req

Passive filters, Passive filters: Passive implementations of linear fi...

Passive filters: Passive implementations of linear filters are based upon combinations of inductors (L), resistors (R), and capacitors (C). These sorts are collectively termed

What is the difference between tdma and fdma, TDMA: Time division multi...

TDMA: Time division multiple access (TDMA) is a channel access method for shared medium (generally radio) networks. It permits several users to share the similar frequency chan

Ohmic region operation, Q. In a depletion MOSFET for which V P = 3 V and I...

Q. In a depletion MOSFET for which V P = 3 V and I DSS = 11mA, the drain current is 3mA when v DS is set at the largest value that will maintain ohmic region operation. Find v G

Show the output voltage waveform, Question: a) For the circuits shown i...

Question: a) For the circuits shown in figure a and in figure b, show the output voltage waveform V0(t) if a sinusoidal signal with peak value of 5V is applied and the dc suppl

Digital logical disign, design SR latch with universal logic gates.draw and...

design SR latch with universal logic gates.draw and explain the logic diagrams

#title.Shockley diode, I want proof of shockley diode equation with all ste...

I want proof of shockley diode equation with all steps

What does eu do?, Basically,8086 is separated into two part. 1. BIU. 2. EU ...

Basically,8086 is separated into two part. 1. BIU. 2. EU Execution Unit(EU)Fetch the instruction from Queue(memory(6 byte) in BIU.) and implement it.

What is logic gates - microprocessor, What is Logic Gates? The Logic Gat...

What is Logic Gates? The Logic Gates are circuits made up of transistors, diodes, and resistors. The Logic gates process one or more input signals in a logical fashion. Dependin

Digital, #quesFind a minimum two level, multiple-output AND-OR gate circuit...

#quesFind a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F1(a,b,c,d) =Sm(10,11,12,15) +D (4,8,14) F2(a,b,c,d) =Sm(4,11

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd