Network topology, Computer Engineering

Assignment Help:

1452_network topology.png

According to the report, network 1 and network 2 are not able to reach network 3. As shown on OTBNetwork Topology above, OTB Inc. has 2 routing protocols running due transition issues. The goal is tohave only one protocol running within the network but for now the older protocol must be kept. In order toachieve full connectivity, OTB routes generated by one routing protocol must be injected into the otherone.

Step 1 - Checking the routers

You connect to R3 via console port to check its configuration. R3 is a RIPv2 speaker and a quick look atits configuration does not show anything unexpected: RIPv2 is correctly configured at R3, all R3interfaces are up but R3 learned no routes via RIPv2.

Still from R3, you issue a few pings: pings to a few PCs under network 3 and to R4's serial 0/0 interfaceare successful. Pings to R2's interfaces and to R1's interfaces fail.

You also issue a few pings from a few PCs under network 3 towards a few PCs under network 1 but all ofsuch pings fail.

A quick look into R3's routing table reveals it has no default route or routes to the EIGRP side of OTB'snetwork. Since R3's configuration is correct, you assume some router was incorrectly configured andthus, wrongly advertising routes.

Since R3 is not learning routes from the EIGRP side, you decided to check EIGRP configuration into theEIGRP routers. You move to the EIGRP side, switch the console cable to R1 and check its configuration.

Once more, the configuration is correct: all R1's interfaces are up, EIGRP is correctly configured and R1has EIGRP routes installed into its routing table. R1 has a default route pointing to R4's fa0/0 which waslearnt via EIGRP from R4.

R1 also has EIGRP routes to network 3 (192.168.3.0/24). Such routes were learnt from R4 and areflagged as external EIGRP routes.

Question:

What is the meaning of an EIGRP External Route?

Question:

How are EIGRP external routes identified?

Question:

What is Two-Way Redistribution?


Related Discussions:- Network topology

Explain about parity bit, Q. Explain about Parity bit? Parity bit is an...

Q. Explain about Parity bit? Parity bit is an error detection bit added to binary data such that it creates total number of 1's in the data either odd or even. For illustration

I printout the formulas in an excel spreadsheet, How can I printout the for...

How can I printout the formulas in an Excel spreadsheet - rather than the results? Ans) The trick is to change the way Excel shows the worksheet before you choose to print. Ch

Manipulating numbers, Computers manipulate numbers - but decimalnumbers wit...

Computers manipulate numbers - but decimalnumbers with digits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 cannot be represented using two states of a digitalcircuit.Instead decimal numbers are co

What is the purpose of linq providers in linq, LINQ Providers are a set of ...

LINQ Providers are a set of classes that takes a LINQ query and dynamically produces a method that implements an equivalent query against an exact data source.

What is a message in mqseries, A message is a string of bytes that has mean...

A message is a string of bytes that has meaning to the applications that use it Message = Header(s) + Application Data A message having of a header and the attached applicat

What is wap, What is WAP? WAP is stands for Wireless Application Proto...

What is WAP? WAP is stands for Wireless Application Protocol. It is a global, open standard which gives mobile users access to Internet services by handled devices. Wireless A

Draw the circuit diagram of a Master-Slave J-K flip-flop, Draw the circuit ...

Draw the circuit diagram of a Master-slave J-K flip-flop using NAND gates. What is race around condition? How is it eliminated in a Master-slave J-K flip-flop? Ans. Using NA

What is program annotation packages, Q. What is Program Annotation Packages...

Q. What is Program Annotation Packages? A quite renowned scheme in this field is OpenMP a newly designed industry standard for shared memory programming on architectures with u

Define process control block, Define Process Control Block (PCB). Pr...

Define Process Control Block (PCB). Process Control Block (PCB): Information related with each process is stored into Process control Block. a)      Process state b)

Cache memories - computer architecture, Cache Memories - computer architect...

Cache Memories - computer architecture: Speed of the primary memory is very low in comparison with the speed of processor For well performance, the processor can't spend

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd