Network topology, Computer Engineering

Assignment Help:

1452_network topology.png

According to the report, network 1 and network 2 are not able to reach network 3. As shown on OTBNetwork Topology above, OTB Inc. has 2 routing protocols running due transition issues. The goal is tohave only one protocol running within the network but for now the older protocol must be kept. In order toachieve full connectivity, OTB routes generated by one routing protocol must be injected into the otherone.

Step 1 - Checking the routers

You connect to R3 via console port to check its configuration. R3 is a RIPv2 speaker and a quick look atits configuration does not show anything unexpected: RIPv2 is correctly configured at R3, all R3interfaces are up but R3 learned no routes via RIPv2.

Still from R3, you issue a few pings: pings to a few PCs under network 3 and to R4's serial 0/0 interfaceare successful. Pings to R2's interfaces and to R1's interfaces fail.

You also issue a few pings from a few PCs under network 3 towards a few PCs under network 1 but all ofsuch pings fail.

A quick look into R3's routing table reveals it has no default route or routes to the EIGRP side of OTB'snetwork. Since R3's configuration is correct, you assume some router was incorrectly configured andthus, wrongly advertising routes.

Since R3 is not learning routes from the EIGRP side, you decided to check EIGRP configuration into theEIGRP routers. You move to the EIGRP side, switch the console cable to R1 and check its configuration.

Once more, the configuration is correct: all R1's interfaces are up, EIGRP is correctly configured and R1has EIGRP routes installed into its routing table. R1 has a default route pointing to R4's fa0/0 which waslearnt via EIGRP from R4.

R1 also has EIGRP routes to network 3 (192.168.3.0/24). Such routes were learnt from R4 and areflagged as external EIGRP routes.

Question:

What is the meaning of an EIGRP External Route?

Question:

How are EIGRP external routes identified?

Question:

What is Two-Way Redistribution?


Related Discussions:- Network topology

Problem based on banker''s algorithm, A system contains 10 units of resourc...

A system contains 10 units of resource class Ru. The resource requirements of three user processes P1, P2 and P3 are as follows

Combining logic gates - boolean algebra, More complicated logic circuits ca...

More complicated logic circuits can be made byconnecting a number of simple logic gates.How do we decide how to connect the gates togive a particular function e.g. output Y?We need

What layers are covered under end to end layer connectivity, What layers ar...

What layers are covered under end to end layer connectivity? The layers 4 to 7 of ISO-OSI reference model communicate along with peer entities into the end systems. There is n

Arc consistency, Arc Consistency: There have been many advances in how...

Arc Consistency: There have been many advances in how constraint solvers search for solutions (remember this means an assignment of a value to each variable in such a way that

What is a single stage network, In a single stage network: (A) ...

In a single stage network: (A)  There is no redundancy (B)  There is redundancy (C)  Alternative cross points are available (D)  Alt

What kinds of statements are present in an assembly language, What kinds of...

What kinds of statements are present in an assembly language program? Discuss. An assembly program contains subsequent three types of statements: 1. Imperative statements: The

Which is valid syntax of the fork and join primitive, Which is valid syntax...

Which is valid syntax of the Fork and Join Primitive? Ans. A valid syntax of the Fork and Join Primitive is as given below: Fork Join

What are the central interfaces of the r/3 system, What are the central int...

What are the central interfaces of the R/3 system? There are three central interfaces:- Presentation Interface. Database Interface. Operating system Interface.

What is a digital multiplexer, What is a digital multiplexer?  Ans: ...

What is a digital multiplexer?  Ans: Multiplexer: Data selector or MUX is a logic circuit selects binary information from one of several input and directs this to a sing

How free-space is managed using bit vector implementation, How free-space i...

How free-space is managed using bit vector implementation? The free-space list is executed as a bit map or bit vector. Each block is shown by 1 bit. If the block is free, the b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd