Network message transfer, Computer Engineering

Assignment Help:

Consider a network message transfer among a source S and a destination D by 3 routers R1, R2 and R3 as given below:-

 

            S -------- R1 --------- R2 --------- R3 --------- D

 

 A message M requires to be transferred from S to D.  M will be divided into packets; thus M/Packet Size is the number of packets. For example, if M is 100 MB, and packet size is 10MB then there will be10 Packets. Write a simple program to simulate the arrival of a packet at R1, then R2, then R3, and then D, and at last the program should indicate how long it would take for the entire message M to arrive at D.In the program the user should be able to choose different packet sizes, bandwidths of the links, link speeds and lengths of the links. Ignore the queuing and processing delays.

 


Related Discussions:- Network message transfer

Instruction set, Instruction set: The architecture gives instructions for m...

Instruction set: The architecture gives instructions for multimedia operations and floating point operations. The Itanium supports various bundle mappings to allow for more inst

Internet data synchronization, want to know about latest work and research ...

want to know about latest work and research papers on internet data synchronization

How to update bios chip, There are two methods to update your BIOS chip: ...

There are two methods to update your BIOS chip: 1. Flash it (software method) 2. Program it with an EEPROM programmer. This is a hardware method. This is how we at BIOSMAN pr

Where protocol operates to monitor and control n/w devices, Protocol used t...

Protocol used to monitor and control network devices operates at? Protocol operates at application layer to monitor and control network devices operates.

How the temperature effecting the delays in a chip, How the temperature eff...

How the temperature effecting the delays in a chip The delays are directly proportional to the temperature. As the temperature enhances the delays are enhances and chip wil

What is a shift register, What is a Shift Register? Ans:  Shift R...

What is a Shift Register? Ans:  Shift Register: A register wherein data finds shifted towards left or right while clock pulses are applied is termed as a Shift Register.

State the optimal route of node, State the optimal route of node Consid...

State the optimal route of node Consider the node i which has path length K+1, with the directly preceding node on the path being j. The distance to node i is w(j, i) plus the

Define optimistic synchronization, Q. Define Optimistic Synchronization? ...

Q. Define Optimistic Synchronization? Optimistic Synchronization: This method too updates atom by requester process however sole access is granted after atomic operation by abo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd