Nanoprogramming - computer architecture, Computer Engineering

Assignment Help:

Nanoprogramming:

  •  Second compromise: nanoprogramming
  •  it use a 2-level control storage organization
  •  Top level is a vertical format memory
  •  Output of the top level memory process the address register of the bottom (nano- level) memory
  •  Nanomemory uses the horizontal format
  •  Generate the real control signal outputs
  •  The benefit to this method is significant saving in control memory size (bits)
  •  Disadvantage is more difficulty and slower operation (doing 2 memory accesses for each microinstruction)

Nano programmed machine

1589_Nanoprogramming.png

 

  • Instance : Assume that a system is being designed with 200 control points and 2048 microinstructions

o   Suppose that only 256 different combinations of control points are ever used

o   A single-level control memory would need 2048x200=409,600 storage bits

  •   A nano programmed system would utilize
  •   Microstore of size 2048x8=16k
  •   Nanostore of size 256x200=51200
  •   Total size = 67,584 storage bits
  •   Nano programming has been used in many CISC microprocessors

 


Related Discussions:- Nanoprogramming - computer architecture

What are the different types of bios, The  most common types are the AWARD,...

The  most common types are the AWARD,AMI, AND phoenix

Hrm, hrm digrams

hrm digrams

What is enhanced ide, Q. What is Enhanced IDE? The principle behind EID...

Q. What is Enhanced IDE? The principle behind EIDE interface is the same as in IDE interface however this drive has capacities varying from 10.2GB to 20.5GB. The rotation speed

Move the layout table, You can select and move a layout table to other area...

You can select and move a layout table to other areas in a particular document. You can't, though, move a layout table so that it overlaps another. Next you will move the table

Sequential execution of instructions in risc, Q. Sequential Execution of In...

Q. Sequential Execution of Instructions in RISC? Let's describe pipelining in RISC with an illustration program execution sample. Take the given program (R denotes register).

Bus master - computer architecture, Bus Master: In  computer system,  ...

Bus Master: In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transacti

Illustration of parallel programming environments, Q. Illustration of paral...

Q. Illustration of parallel programming environments? Let's discuss illustrations of parallel programming environments of Intel paragaon XP/S and Cray Y-MP software. The Cra

Define the full form of ssl, Define the full form of SSL SSL has becom...

Define the full form of SSL SSL has become fundamental to the spread of Internet community, and commerce and trade over Internet. Over years, the spread of its use for an incr

Explain clone process, Explain Clone process. A clone process is genera...

Explain Clone process. A clone process is generated using primitive type clone by duplicating its parent process. However unlike traditional processes it might be share its con

show bank type , Describe an abstract class 'Bank' having abstract methods...

Describe an abstract class 'Bank' having abstract methods as 'CreateAccount' 'depositAmount' & 'withDrawAmount'.Add method definitions for 'CalculateInterest' and 'SetInterest' as

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd