Nanoprogramming - computer architecture, Computer Engineering

Assignment Help:

Nanoprogramming:

  •  Second compromise: nanoprogramming
  •  it use a 2-level control storage organization
  •  Top level is a vertical format memory
  •  Output of the top level memory process the address register of the bottom (nano- level) memory
  •  Nanomemory uses the horizontal format
  •  Generate the real control signal outputs
  •  The benefit to this method is significant saving in control memory size (bits)
  •  Disadvantage is more difficulty and slower operation (doing 2 memory accesses for each microinstruction)

Nano programmed machine

1589_Nanoprogramming.png

 

  • Instance : Assume that a system is being designed with 200 control points and 2048 microinstructions

o   Suppose that only 256 different combinations of control points are ever used

o   A single-level control memory would need 2048x200=409,600 storage bits

  •   A nano programmed system would utilize
  •   Microstore of size 2048x8=16k
  •   Nanostore of size 256x200=51200
  •   Total size = 67,584 storage bits
  •   Nano programming has been used in many CISC microprocessors

 


Related Discussions:- Nanoprogramming - computer architecture

Discuss about the electronic computer, Discuss about the Electronic compute...

Discuss about the Electronic computer The first general function programmable electronic computer was the Electronic Numerical Integrator and Computer (ENIAC), built by John V

What is parallel loop construct, Q. What is Parallel Loop Construct? Pa...

Q. What is Parallel Loop Construct? Parallel loop construct is a shortcut for specifying parallel construct comprising one loop construct and no other statements. The syntax of

The components of i-way infrastructure, What are the components of I-way In...

What are the components of I-way Infrastructure? There are three mechanism of the I-way infrastructure: Consumer access equipment Local on-Ramps Global informa

What are parity generator and checker, What are parity generator and checke...

What are parity generator and checker? Ans: While a digital signal is transmitted, this may not be received correctly through the receiver. At the receiving end this may o

What is memory interleaving, Q. What is Memory Interleaving? In this sc...

Q. What is Memory Interleaving? In this scheme main memory is splitted in 'n' equal-size modules and CPU has separate Memory Base register and Memory Address Register for every

State the selective clear - logic micro operations, State the SELECTIVE CLE...

State the SELECTIVE CLEAR - logic micro operations The selective-clear operation clears to 0 bits in register A only  where there are corresponding 1's in the register B. For

What are two methods of modifying sap standard tables, What are two methods...

What are two methods of modifying SAP standard tables? Append Structures and Customizing Includes.

Address translation - computer architecture, Address translation: ...

Address translation: Compiler time : If it is known in advance that a program will reside at a particular location of primary memory, and then the compiler can be told to

Emerging cloud computing technology, A chart illustrating the differences a...

A chart illustrating the differences among the new cloud-based technologies (Workday) and the traditional . a. The new cloud-based solutions benefit Workday from every facet wh

Determine the computer arithmetic operations, Computer Arithmetic Data ...

Computer Arithmetic Data is manipulated with the help of arithmetic instructions in digital computers. Data is manipulated to  produce the results  necessary  to  provide solut

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd