Nanoprogramming - computer architecture, Computer Engineering

Assignment Help:

Nanoprogramming:

  •  Second compromise: nanoprogramming
  •  it use a 2-level control storage organization
  •  Top level is a vertical format memory
  •  Output of the top level memory process the address register of the bottom (nano- level) memory
  •  Nanomemory uses the horizontal format
  •  Generate the real control signal outputs
  •  The benefit to this method is significant saving in control memory size (bits)
  •  Disadvantage is more difficulty and slower operation (doing 2 memory accesses for each microinstruction)

Nano programmed machine

1589_Nanoprogramming.png

 

  • Instance : Assume that a system is being designed with 200 control points and 2048 microinstructions

o   Suppose that only 256 different combinations of control points are ever used

o   A single-level control memory would need 2048x200=409,600 storage bits

  •   A nano programmed system would utilize
  •   Microstore of size 2048x8=16k
  •   Nanostore of size 256x200=51200
  •   Total size = 67,584 storage bits
  •   Nano programming has been used in many CISC microprocessors

 


Related Discussions:- Nanoprogramming - computer architecture

If the system is not booting what can we do, First we must go to bios and s...

First we must go to bios and should check boot sequence,local add statusOr we should check RAM & check h.d.d cable. check cd writer for cd or dvd

What is blocking probability, What is blocking probability? Blocking ...

What is blocking probability? Blocking Probability: The blocking probability P is described as the probability like all the servers in system are busy. If all the servers ar

Illustration of display on video monitor, Q. Illustration of Display on Vid...

Q. Illustration of Display on Video Monitor? Displaying a single character ; display contents of BL register (Presume that it has a single character) MOV AH, 02H MOV D

Minimax search, Minimax search: Always notice there that the process a...

Minimax search: Always notice there that the process above was in order for player one to choose his and her first move for that. The whole entire process would require to fre

Illustration of an instruction cycle, Q. Illustration of an instruction cyc...

Q. Illustration of an instruction cycle? Instruction cycle displayed in given figure comprises subsequent stages: First address of the subsequent instruction is calculat

What are the data types of the abap/4 layer, What are the Data types of the...

What are the Data types of the ABAP/4 layer? Possible ABAP/4 data types: C: Character. D: Date, format YYYYMMDD. F: Floating-point number in DOUBLE PRECISION (8 bytes)

What is indexed addressing, What is Indexed addressing The location of ...

What is Indexed addressing The location of data is calculated as sum of an address specified by one of previous methods, and value of an index register. This allows an array of

Find simplified function f and implement, Q. Find simplified function F and...

Q. Find simplified function F and implement that function using only NAND gates. 1. F(A,B,C) = (A+B) (A'+B+C') (A'+B'+C') 2. F (A,B,C) = A'B'C'+B'CD'+A'BCD'+AB'C' 3. F(X,Y

Find the average of two values, Q. Find the average of two values? Find...

Q. Find the average of two values? Find the average of two values which are stored in  ; Memory locations named FIRST and SECOND  ; And puts result in memory location AVG

Loop level-levels of parallel processing, Loop Level At this level, rep...

Loop Level At this level, repeated loop iterations are the applicants for parallel execution. However, data dependencies among subsequent iterations may limit parallel executio

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd