Nanoprogramming - computer architecture, Computer Engineering

Assignment Help:

Nanoprogramming:

  •  Second compromise: nanoprogramming
  •  it use a 2-level control storage organization
  •  Top level is a vertical format memory
  •  Output of the top level memory process the address register of the bottom (nano- level) memory
  •  Nanomemory uses the horizontal format
  •  Generate the real control signal outputs
  •  The benefit to this method is significant saving in control memory size (bits)
  •  Disadvantage is more difficulty and slower operation (doing 2 memory accesses for each microinstruction)

Nano programmed machine

1589_Nanoprogramming.png

 

  • Instance : Assume that a system is being designed with 200 control points and 2048 microinstructions

o   Suppose that only 256 different combinations of control points are ever used

o   A single-level control memory would need 2048x200=409,600 storage bits

  •   A nano programmed system would utilize
  •   Microstore of size 2048x8=16k
  •   Nanostore of size 256x200=51200
  •   Total size = 67,584 storage bits
  •   Nano programming has been used in many CISC microprocessors

 


Related Discussions:- Nanoprogramming - computer architecture

Convention used to represent micro-operations, Q. Convention used to repres...

Q. Convention used to represent micro-operations? The convention used to represent micro-operations is: 1.  Computer register names are designated by capital letters (someti

Define cpu scheduling, Define CPU scheduling. CPU scheduling is the met...

Define CPU scheduling. CPU scheduling is the method of switching the CPU among various processes. CPU scheduling is the basis of multiprogrammed operating systems. By switching

Explain working of dotmatrix or inkjet printers, Q. Explain working of DotM...

Q. Explain working of DotMatrix or InkJet Printers? Three major issues consider the quality of characters generated by DotMatrix/InkJet Printers: - Number of dots in the matrix

Write the truth table to realize the function nand gate, For F = A.B.C +...

For F = A.B.C + B.C.D ‾ + A ‾.B.C, write  the  truth  table to realize the function using NAND gates only ? Ans. Logic Function given as F = ABC + BC‾D + A‾BC, simplification o

What are the measures to be taken in the design, What are the measures or p...

What are the measures or precautions to be taken in the Design when the chip has both analog and digital portions? As today's IC has analog components also inbuilt, some design

Describe about immediate addressing mode, Q. Describe about Immediate Addre...

Q. Describe about Immediate Addressing mode? When an operand is interpreted as an immediate value for example LOAD IMMEDIATE 7 it is actual value 7 which is put in CPU register

State the types of common toes deformities a, Common toes deformities are: ...

Common toes deformities are: 1. Hallux valgus: Deviation of great toe towards the second toe resulting in prominence of first metatarsal head.  Later on there is formation of

What is task identifier, Q. What is task identifier? Each and every PVM...

Q. What is task identifier? Each and every PVM task is uniquely recognized by an integer known as task identifier (TID) assigned by local pvmd. Messages are received from and s

Explain communications and synchronization, Communications Parallel t...

Communications Parallel tasks normally have to exchange data. There are various manners in which this can be achieved like over a network or through a shared memory bus. The

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd