Multiple instruction and multiple data stream (mimd), Computer Engineering

Assignment Help:

Multiple Instruction and Multiple Data stream (MIMD):

In this categorization, numerous processing elements and multiple control units are ordered as in MISD. However the difference is that now in this organization multiple instruction streams function on multiple data streams. So, for handling multiple processing elements, several instruction streams and multiple control units are organized in such a way that multiple processing elements are controlling multiple data streams from main memory as shown in Figure below. The processors work on their individual data with their individual instructions. Tasks performed by various processors can begin or complete at different times. They aren't lock-stepped as in SIMD computers although run asynchronously. This categorization exactly identifies the parallel computer. Which means in real sense MIMD organisation is said to be a Parallel computer. All multiprocessor organizations fall under this categorization. Illustrations include; Burroughs D825, C.mmp, Cray-2, S1, Cray X-MP, Tandem/16, HEP, Pluribus, IBM 370/168 MP, Univac 1100/80,  IBM 3081/3084, C.m*, BBN Butterfly, Meiko Computing Surface (CS-1), FPS T/40000, iPSC. 

This kind of computer organisation is represented as:

Is > 1

Ds > 1

1245_Multiple Instruction and Multiple Data stream (MIMD).png

Figure:  MIMD Organisation

Of the categorizations mentioned above, MIMD classification is the largely popular for a Parallel computer. In the actual intellect parallel computers implement the instructions in MIMD mode.


Related Discussions:- Multiple instruction and multiple data stream (mimd)

Show the developments that happened in third generation, Q. Show the develo...

Q. Show the developments that happened in third generation? The main developments that happened in third generation can be summarized as below: Application of IC circuit

What are language processor development tools, What are Language Processor ...

What are Language Processor Development Tools (LPDTs)? LPDT that is Language processor development tools focuses upon generation of the analysis phase of language processors. T

Evaluation stack architecture, Q. Evaluation Stack Architecture? A stac...

Q. Evaluation Stack Architecture? A stack is a data structure which implements Last-In-First-Out (LIFO) access policy. You can add an entry to the with a PUSH(value) as well as

What is instruction cycle, What is Instruction Cycle A program residing...

What is Instruction Cycle A program residing in the memory unit of the computer having of a sequence of instructions.  The program is implemented in the computer by going throu

How to turn on the session support in php, The session support can be turne...

The session support can be turned on automatically at the site level, or manually in every PHP page script: * Turning on session support automatically at the site level: Set s

What is socket, A socket is one end-point of a two-way communication link a...

A socket is one end-point of a two-way communication link among two programs running on the network. Socket classes are used to show the connection among a client program and a ser

What are the use of job queues and ready queues, What are the use of job qu...

What are the use of job queues, ready queues and device queues? As a process enters a system they are put in to a job queue. These queues having of all jobs in the system. The

What are the different layers of tcp/ip protocol stack, What are the differ...

What are the different layers of TCP/IP protocol stack? Layers in the TCP/IP protocol architecture are:- o  Application Layer o   Host-to-Host Transport Layer,  o  Net

How ORG statement processed in two-pass assembly scheme, Can the operand ex...

Can the operand expression in an ORG statement contains forward references? If so, outline how the statement can be processed in a two-pass assembly scheme. ORG that is origin

What is replacement algorithm, What is replacement algorithm? When the ...

What is replacement algorithm? When the cache is full and a memory word that is not in the cache is referenced, the cache control hardware must decide which block should be del

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd