Multiple instruction and multiple data stream (mimd), Computer Engineering

Assignment Help:

Multiple Instruction and Multiple Data stream (MIMD):

In this categorization, numerous processing elements and multiple control units are ordered as in MISD. However the difference is that now in this organization multiple instruction streams function on multiple data streams. So, for handling multiple processing elements, several instruction streams and multiple control units are organized in such a way that multiple processing elements are controlling multiple data streams from main memory as shown in Figure below. The processors work on their individual data with their individual instructions. Tasks performed by various processors can begin or complete at different times. They aren't lock-stepped as in SIMD computers although run asynchronously. This categorization exactly identifies the parallel computer. Which means in real sense MIMD organisation is said to be a Parallel computer. All multiprocessor organizations fall under this categorization. Illustrations include; Burroughs D825, C.mmp, Cray-2, S1, Cray X-MP, Tandem/16, HEP, Pluribus, IBM 370/168 MP, Univac 1100/80,  IBM 3081/3084, C.m*, BBN Butterfly, Meiko Computing Surface (CS-1), FPS T/40000, iPSC. 

This kind of computer organisation is represented as:

Is > 1

Ds > 1

1245_Multiple Instruction and Multiple Data stream (MIMD).png

Figure:  MIMD Organisation

Of the categorizations mentioned above, MIMD classification is the largely popular for a Parallel computer. In the actual intellect parallel computers implement the instructions in MIMD mode.


Related Discussions:- Multiple instruction and multiple data stream (mimd)

What is interaction design process, You are being employed as a novice inte...

You are being employed as a novice interaction designer on a project to develop a public kiosk providing information about the exhibits available in a science museum. Consider how

What happens if acknowledge() is called within a transaction, As per the JM...

As per the JMS specification, when you are in a transaction, the acknowledge Mode is ignored. If acknowledge() is known as within a transaction, it is ignored.

Use verilog function to define the width of a multi-bit port, Can I use a V...

Can I use a Verilog function to define the width of a multi-bit port, wire, or reg type? Width  elements  of  ports,  wire  or  reg  declarations  require  a  constant  in  bot

Various ways of floating point representation in memory, Describe the vario...

Describe the various ways of floating point representation in memory. What is the importance of normalizing the mantissa in this representation? Explain it by example(s)?

Binary constraints, Binary Constraints: Alternatively unary constraint...

Binary Constraints: Alternatively unary constraints specify that a particular variable can take certain values that basically restricts the domain for that variable thus shoul

Explain bus, Define bus. When a word of data is transferred among units...

Define bus. When a word of data is transferred among units, all the bits are transferred in parallel over a set of lines called bus. In addition to the lines that take the data

Doubly linked list, A doubly linked list is like a linked list except that ...

A doubly linked list is like a linked list except that each node has a pointer both to the next node in the list and to the previous node in the list. There are also pointers to th

Transition management system, please help me with psudocode for schedule ma...

please help me with psudocode for schedule management which contains stakeholder and application table

The advantage of using a database management system, The advantage of using...

The advantage of using a Database Management System The advantage of using a Database Management System for a data store is that databases have mechanisms for describing data,

Determine about selective set- logic micro operations, Selective set Th...

Selective set The selective-set operation sets to 1 bits in register A where there can corresponding 1's  in  register  B.  It  does  not  affect  bit  positions  which  have

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd