Multiple instruction and multiple data stream (mimd), Computer Engineering

Assignment Help:

Multiple Instruction and Multiple Data stream (MIMD):

In this categorization, numerous processing elements and multiple control units are ordered as in MISD. However the difference is that now in this organization multiple instruction streams function on multiple data streams. So, for handling multiple processing elements, several instruction streams and multiple control units are organized in such a way that multiple processing elements are controlling multiple data streams from main memory as shown in Figure below. The processors work on their individual data with their individual instructions. Tasks performed by various processors can begin or complete at different times. They aren't lock-stepped as in SIMD computers although run asynchronously. This categorization exactly identifies the parallel computer. Which means in real sense MIMD organisation is said to be a Parallel computer. All multiprocessor organizations fall under this categorization. Illustrations include; Burroughs D825, C.mmp, Cray-2, S1, Cray X-MP, Tandem/16, HEP, Pluribus, IBM 370/168 MP, Univac 1100/80,  IBM 3081/3084, C.m*, BBN Butterfly, Meiko Computing Surface (CS-1), FPS T/40000, iPSC. 

This kind of computer organisation is represented as:

Is > 1

Ds > 1

1245_Multiple Instruction and Multiple Data stream (MIMD).png

Figure:  MIMD Organisation

Of the categorizations mentioned above, MIMD classification is the largely popular for a Parallel computer. In the actual intellect parallel computers implement the instructions in MIMD mode.


Related Discussions:- Multiple instruction and multiple data stream (mimd)

Control-centered virtual manufacturing, Control-Centered Virtual Manufactur...

Control-Centered Virtual Manufacturing This is the addition of simulations to control actual processes and models, permitting for seamless simulation for optimization throughou

Describe about data warehouse development life cycle, Data Warehousing 1....

Data Warehousing 1.  With necessary diagram, Describe about Data Warehouse Development Life Cycle. 2. Elucidate Metadata and what is its use in Data Warehouse Architecture?

Draw and elucidate the block diagram 8259, Draw and elucidate the block dia...

Draw and elucidate the block diagram of programmable interrupt controller 8259. The 8259A adds 8 vectored priority encoded interrupts to microprocessor. It can be expanded to 6

What all 1's represents in 32bit ip addressing scheme, In 32bit IP Addressi...

In 32bit IP Addressing scheme all 1's represent? All 1's represent limited broadcast in 32 bit IP Addressing scheme.

What is dvd and dvd-rom, DVD is a new technology very same to compact discs...

DVD is a new technology very same to compact discs. A DVD looks just like an ordinary compact disc, though a DVD can hold up to 25 times as much as a CD!! That's 18 gigabytes!! Thi

How can we decrement and increment operations, How can we decrement and in...

How can we decrement and increment  operations We  can  implement decrement  and increment  operations  by  using  a  combinational circuit  or  binary  down/up counters.  In

How music is produced and generated - cad, How music is produced and genera...

How music is produced and generated - CAD Computer software and hardware advances have changed how music is produced and generated. Some of the primary reasons for this have

What is verilog, What is Verilog Verilog  language  is  still  rooted  ...

What is Verilog Verilog  language  is  still  rooted  in  it's  native  interpretative  mode.  Compilation  is  a means of speeding up simulation however has not changed the or

Write about TSR, Write about TSR TPA also holds TSR (terminate and stay...

Write about TSR TPA also holds TSR (terminate and stay resident) programs which remain in memory in an active state until activated by a hot-key sequence or another event like

How many bits require in TCP protocol header checksum, In TCP protocol head...

In TCP protocol header "checksum" is of___________? In protocol header of Transfer Control Protocol checksum is of 16 bits.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd