Multiple instruction and multiple data stream (mimd), Computer Engineering

Assignment Help:

Multiple Instruction and Multiple Data stream (MIMD):

In this categorization, numerous processing elements and multiple control units are ordered as in MISD. However the difference is that now in this organization multiple instruction streams function on multiple data streams. So, for handling multiple processing elements, several instruction streams and multiple control units are organized in such a way that multiple processing elements are controlling multiple data streams from main memory as shown in Figure below. The processors work on their individual data with their individual instructions. Tasks performed by various processors can begin or complete at different times. They aren't lock-stepped as in SIMD computers although run asynchronously. This categorization exactly identifies the parallel computer. Which means in real sense MIMD organisation is said to be a Parallel computer. All multiprocessor organizations fall under this categorization. Illustrations include; Burroughs D825, C.mmp, Cray-2, S1, Cray X-MP, Tandem/16, HEP, Pluribus, IBM 370/168 MP, Univac 1100/80,  IBM 3081/3084, C.m*, BBN Butterfly, Meiko Computing Surface (CS-1), FPS T/40000, iPSC. 

This kind of computer organisation is represented as:

Is > 1

Ds > 1

1245_Multiple Instruction and Multiple Data stream (MIMD).png

Figure:  MIMD Organisation

Of the categorizations mentioned above, MIMD classification is the largely popular for a Parallel computer. In the actual intellect parallel computers implement the instructions in MIMD mode.


Related Discussions:- Multiple instruction and multiple data stream (mimd)

Advantage of a numeric mailbox identifier, Does a numeric mailbox identifie...

Does a numeric mailbox identifier have any advantage over a mnemonic identifier? Explain. Several software systems permit the system administrator to select mailbox names, wher

Loop level-parallelism based on granularity size, Loop Level This is...

Loop Level This is one more level of parallelism where iterative loop instructions can be parallelized. Fine Granularity  size is used at this level also. Simple loops in a

Input device used in computer system, Input device used in computer system:...

Input device used in computer system: An input device is typically a mouse or keyboard, the input device is the conduit through which data and instructions enter a computer. A

What is managed code and managed data, What is managed code and managed dat...

What is managed code and managed data? Managed code is code that is written to target the services of the Common Language Runtime. In order to target these services, the code m

Illustrate working of t flip-flop, Q. Illustrate working of T Flip-Flop? ...

Q. Illustrate working of T Flip-Flop? T (Toggle) flip-flop is attained from JK flip-flop by combining inputs J and K together. The implementation of T flip-flop is displayed in

Explain isdn address structure and its working, Draw the ISDN address struc...

Draw the ISDN address structure and explain how the addressing works? Address Structure: The ISDN address structure is demonstrated in figure. ISDN number part has a maximum

By which transport protocol used, The transport protocol used by TFTP (Triv...

The transport protocol used by TFTP (Trivial File Transfer Protocol) is? The transport protocol used through Trivial File Transfer Protocol is UDP.

Explain ones complement operator, One's Complement Operator: ~ The one'...

One's Complement Operator: ~ The one's complement operator, sometimes called the "bitwise complement" or "bitwise NOT" operator, produces the bitwise one's complement of its op

Host computer-array processing, Host Computer:  An array processor may be a...

Host Computer:  An array processor may be attached to a host computer by the control unit. The reason of the host computer is to broadcast a sequence of vector instructions by CU t

Register data type as combinational element, Reg data type as Combinational...

Reg data type as Combinational element module reg_combo_example( a, b, y); input a, b; output y; reg y; wire a, b; always @ ( a or b) begin y = a & b; e

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd