Minimize the logic function using NAND gate, Computer Engineering

Assignment Help:

Minimize the logic function F(A, B, C, D) = ∑ m(1,3,5,8,9,11,15) + d(2,13) using NAND gate with help of K-map.

Ans. Realization of given expression by using NAND gates:

In SOP form the minimized logic expression is F = A B‾ C‾ + C‾D + B‾D + AD, therefore the logic diagram for the simplified expression is shown in fig.

563_Minimize the logic function using NAND agte.png

Fig. Logic Diagram

Related Discussions:- Minimize the logic function using NAND gate

IT PMP project managemnet., Identify at least eight milestones for this pro...

Identify at least eight milestones for this project. Write a one-page paper describing each milestone using the SMART criteria?

What is a size category, What is a Size Category? The Size category ve...

What is a Size Category? The Size category verifies the probable space needs of the table in the database.

Dick cheney approach, How many "true" terrorists are there in the US? I do...

How many "true" terrorists are there in the US? I don't know, but let's suppose that there are 3000 out of a total population of, say, 3,000,000. That is, one person in 100,000 i

.image forgery detection, what is the code to detect image forgery using Ma...

what is the code to detect image forgery using Matlab..??

Explain the principles of design, In structure chart whole application is d...

In structure chart whole application is divided into modules (set of program instructions) and modules are designed according to some principles of design. These are: Modularit

What interface is extended by awt event listeners, All AWT event listeners ...

All AWT event listeners expand the java.util.EventListener interface.

Discuss about the electronic computer, Discuss about the Electronic compute...

Discuss about the Electronic computer The first general function programmable electronic computer was the Electronic Numerical Integrator and Computer (ENIAC), built by John V

Explain about instruction register and flags, Q. Explain about Instruction ...

Q. Explain about Instruction Register and Flags? The Instruction Register: It comprises the operation code (opcode) and addressing mode bits of the instruction. It assists in

Explain isdn address structure and its working, Draw the ISDN address struc...

Draw the ISDN address structure and explain how the addressing works? Address Structure: The ISDN address structure is demonstrated in figure. ISDN number part has a maximum

Explain the relationship b/w translated & load time address, Explain the re...

Explain the relationship amongst Translated address and Load time address. Translated address: Address assigned through the translator Load time address: Address ass

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages