Memory segmentation-microprocessor, Assembly Language

Assignment Help:

Memory Segmentation :

The  memory in an 8086/8088  based system is organized as segmented memory. In this scheme, the whole physically available memory can be divided into a number of logical segments. Each segment is64K bytes in size and is addressed by 1 of the segment registers. The 16-bit contents of the segment register in fact point to the beginning location of a specific segment. To address a particular memory location within a segment, we need an offset address. The offset address is also 16-bit long so that the maximum offset value can be FFFFH, and thus the maximum size of segment is 64K locations.

To emphasize this segmented memory concept, we will take an example of a housing colony containing  say, 100 houses. The easy method  of  numbering  the  houses  will  be  just  to  assign  the numbers from 1 to 100 to each house sequentially. Imagine, now, if 1 wants to find out house number 67, then he will begin from house number 1 and go on till he search the house, numbered 67. Consider another case where the 100 houses are arranged in the 10 x 10 (rows x columns) pattern. In this case, to search house number 67, 1 will directly go to the 6th row and then to the 7th column. In the second scheme, the efforts required for searching the similar house will be too less.  This second scheme in our example is analogous  to the segmented memory scheme, where  the  addresses are specified in  terms of segment addresses analogous tooffset androws addresses analogous to columns.

The CPU 8086 is able to address 1Mbytes of physical memory. The complete1Mbytes memory may be divided into 16 segments, particular of 64Kbytes size. The addresses of the segments can be assigned as 0000H to F000H respectively. The offset address values are from 0000H to FFFFH so that the physical addresses range from 00000H to FFFFFH. In the above case, the segments are called non-overlapping segments. The non-overlapping segments are revealed in given figure (a).However, in some cases, the segments can be overlapping. Imagine a segment begins at a specific address and its maximum size may be 64Kbytes. But, if another segment begins before these 64Kbytes locations of the first segment, the 2 segments are said to be overlapping segments. The region of memory from the start of the second segment to the possible end of the first segment is known as overlapped segment area. Figure tells the phenomenon more clearly. The locations in the overlapped area can be addressed by the similar physical address generated from 2 different sets of segment and offset addresses. The major advantages of the segmented memory scheme are as follows:

1) Allows the memory capacity to be 1Mbytes although the actual addresses to be handled are of 16-bit size.

2) Let the placing of code, data and stack portions of the same program in different parts (segments) of memory, for data and code protection both.

3) Permits a program and/or its data to be put into different areas of memory eachtime program is executed, for instance provision for relocation may be done.

Inoverlapped Area Locations Physical Address = IF+ Cs = IF + CS + denoted the process of physical address formation.

 

912_memory segmentation.jpg

        Fig: Non-overlapping Segments                     Fig: overlapping segment


Related Discussions:- Memory segmentation-microprocessor

Adc-arithmetic instruction-microprocessor, ADC: Add with Carry:- This instr...

ADC: Add with Carry:- This instruction performs the similar operation a like ADD instruction, but adds the carry flag bit (which might be set as a result of the previous calculatio

Addressing modes for sequential control-microprocessor, The addressing mode...

The addressing modes for the sequential control transfer instructions are described below:   1. Immediate: Immediate data is a part of instruction,in this type of addressin

Write an assembly language program, You are to write an assembly language p...

You are to write an assembly language program called subfaq.s that computes the generalized subfactorial function of nonnegative integer inputs i0 and n. The generalized subfactori

Dq-dt-assemblers directive-microprocessor, DQ:   Define  Quad word:-  Th...

DQ:   Define  Quad word:-  This directive is taken in use to direct the assembler to reserve 4 words (8 bytes) of memory for the specified variable and can initialise it having

Code for reading flow & generating serial output, Assembly Code for Reading...

Assembly Code for Reading Flow & Generating Serial Output The timer is timer 1 is set for the baud rate 9600, as the crystal used is of 11.0592 Hz.  Then the timer 1 is starte

Pin description of 8086-microprocessor,  Pin Description of 8086 The ...

 Pin Description of 8086 The microprocessor 8086 is a 16-bit CPU available in 3 clock rates, for example 5, 8 and 10 MHz, packaged in a40 pin CERDIP or plastic package. The 8

Third generation microprocessor, III rd Generation Microprocessor: T...

III rd Generation Microprocessor: The single 3rd generation microprocessor chip having 64-pins began with the introduction of 16-bit Intel 8086 in 1978. The other essential

Daa-arithmetic instruction-microprocessor, DAA: Decimal Adjust Accumulator...

DAA: Decimal Adjust Accumulator:- This instruction is utilized to convert the result of the addition operation of 2 packed BCD numbers to a valid BCD number. The conclusion has to

Digital and embedded software, hi!im looking for someone who expert in an a...

hi!im looking for someone who expert in an assembly language and help me write the programmed!Thank you

Cache memory-microprocessor, Cache Memory Caching is a technology based...

Cache Memory Caching is a technology based on the memory subsystem of any computer. The majoraim of a cache is to accelerate the computer while keeping the cost of the computer

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd