Masters and slaves, Computer Engineering

Assignment Help:

 

The devices on the I2C bus are either masters or slaves. The master is the device that is responsible for driving the SCL clock line, while the slaves are the devices that respond to the master. A slave cannot initiate a transfer over the I2C bus; this can only be done by master. Multiple masters and slaves can be used on the I2C bus; however there is normally only one master.

USING I2C AS MULTIPLE MASTERS/SLAVES BUS

This means that more than one device capable of controlling the bus can be connected to it. Microcontrollers are usually the master. The four operational modes are as follows:

  1. Master transmit - master node is sending data to a slave
  2. Slave transmit - slave node is sending data to a master
  3. Master receive - master node is receiving data from a slave
  4. Slave receive - slave node is receiving data from the master

 

 


Related Discussions:- Masters and slaves

Which processing is not a part of synthesis phase, Which processing is no...

Which processing is not a part of Synthesis phase? Ans. Perform LC processing is not a part of Synthesis phase.

Types of buses, different types of buses with diagram

different types of buses with diagram

Compare hypertext versus hypermedia, Compare hypertext versus hypermedia.  ...

Compare hypertext versus hypermedia.  Hypertext is basically similar as regular text - it can be stored, read, searched, or edited - with a significant except ion: hyper text h

Determine about the raster-scan systems, Determine about the raster-scan sy...

Determine about the raster-scan systems Most of the present raster-scan systems contain a separate processor called as display processor. This processor performs graphics func

Project, the project database is avilable?

the project database is avilable?

What are the different pascal standards, The original Pascal standard was a...

The original Pascal standard was an unofficial standard documented by the author, Nicklaus Wirth, in "The Report". The first official standard was ISO 7185 issued in 1983. This was

How many lines of address bus used for memory of 2048 bytes, How many lines...

How many lines of address bus must be used to access 2048 bytes of memory when available RAM chips 128 × 8.  How many lines of these will be common to each chip? Ans. AS chips

Multi-operating systems, The assignment enhances the acquisition of new kno...

The assignment enhances the acquisition of new knowledge through reading, research and practical work in class and at home. It requires critical thinking applied to real life tasks

Show the liability of cpu in interrupt cycle, Q. Show the liability of CPU ...

Q. Show the liability of CPU in interrupt cycle? In the interrupt cycle the liability of CPU/Processor is to ensure whether any interrupts have happened checking presence of in

What is a linked list, What is a linked list? Linked list: A linked l...

What is a linked list? Linked list: A linked list is a self referential structure which having a member field that point to the similar structure type. In simple term, a link

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd