Logic programs, Computer Engineering

Assignment Help:

Logic Programs:

A subset of first order logic is "Logic programs". However logic program having a set of Horn clauses that are implication conjectures when there is a conjunction of literals that imply a single literal. Thus a logic program consists of implications that look like this example as:

\/X, Y, Z ( b1(X,Y) ^ b2(X)^ ... ^ bn(X,Y,Z) → h(X,Y))

So remember also that there in Prolog we have turn the implication around by which the implication sign points from left to right and then the head of the clause comes first. However we also assume universal quantification over all our literals but that can be removed.

Thus we can write Horn clauses as:

h(x,y) ← b1(X,Y) ^ b2(X) ^ ... ^ bn(X,Y,Z)

So there everybody understands what we are saying. And in fact we will adopt the convention of writing a conjunction of literals with a capital letter or a single literal with a lower case letter also. Although if we were interested in the first literal in the body of the above Horn clause or not interested in the others so then we could write as:

h(X,Y) ← b1, B

However we see that the conjunction of literals b2(X)^ ... ^ bn(X,Y,Z) has been replaced by B so we have utilised a comma instead of a sign.


Related Discussions:- Logic programs

How control functions help in signalling and control, How different control...

How different control function categories help in signalling and control. Events happening outside the exchange on the line units, trunk junctions and inter exchange signalin

Register data type as sequential element, Reg data type as Sequential eleme...

Reg data type as Sequential element module reg_seq_example( clk, reset, d, q); input clk, reset, d; output q; reg q; wire clk, reset, d; always @ (posedge clk or

Don''t care states, The conflict between too hot and too cold or too slow a...

The conflict between too hot and too cold or too slow and too fast can be resolved using don't care states. Don't care states are used when i) the state of the output is not

Why a function canot have delays, Why a function canot have delays? How...

Why a function canot have delays? However in Open Vera, delays are allowed in function. A function returns a value and hence can be used as a part of any expression. This doesn

What are the advantages of a smart card, What are the advantages of a Smart...

What are the advantages of a Smart Card? Advantages of Smart Card as given below: a. This provides convenience and assists for multiple currencies over borders. b. Us

Branding choices, Develop a web traffic plan - suppose that there is no/min...

Develop a web traffic plan - suppose that there is no/minimal advertising budget so you will require to look at branding choices & site design, word-of-mouth and publicity as your

., advantages and disadvantages of a header node

advantages and disadvantages of a header node

Move a layout cell, If you need to line up the cells next to each other you...

If you need to line up the cells next to each other you can resize and move layout cells as you need. You can change size of a layout cell by using one of its resize handles. Yo

Explain about ALU organisation, ALU ORGANISATION An ALU performs simple...

ALU ORGANISATION An ALU performs simple arithmetic and logic operation as well as shift operations. Complexity of an ALU relies on the type of instruction set for that it has b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd