Joint application development session leader, Computer Engineering

Assignment Help:

Q.Joint Application Development session leader?

JAD session leader: JAD leader organizes and runs the JAD. This person is trained in group management and facilitation as well as system analysis. JAD leader sets agenda and sees that it is met. JAD leader remains neutral on issues and doesn't contribute opinions or ideas though rather concentrates on keeping the group on agenda, resolving conflicts and disagreements and soliciting all ideas. 

(1)  Users: The key users of system under consideration are vital participants in a JAD. They are only ones who have a clear understanding of what it means to use system on a regular basis.

(2)  Managers: The role of managers at the time of JAD is to approve project objectives, establish project priorities, approve schedules and costs and approve identified training requirements and implementation plans. 

(3)  Sponsors: A JAD must be sponsored by someone at a relatively high level in company which means the person from top management. If sponsor attends any session it's generally at the very beginning or at the end.

(4)  Systems Analysts: Members of systems analysis team attend JAD session though their actual participation can be limited. Analysts are there to learn from managers and customers though not to run or control process.

(5) Scribe: The scribe takes down the notes throughout the JAD sessions. This is generally done on a laptop or a personal computer. Notes can be taken using a word processor. Diagrams can directly be entered into a CASE tool.

(6) IS staff such as systems analysts, other IS staff like programmers, database analysts, IS planners and data centre personnel can attend to learn from discussions and possibly to contribute their ideas on technical feasibility of proposed ideas or on technical limitations of current systems.


Related Discussions:- Joint application development session leader

Select statements linked to a logical database, One cannot use SELECT state...

One cannot use SELECT statements in a report program linked to a Logical Database   False. You can use th SELECT statements.

Two parallel fetch-implement, Take a CPU that shows two parallel fetch-impl...

Take a CPU that shows two parallel fetch-implement pipelines for superscalar processing. Determine the performance improvement over scalar pipeline processing and no-pipeline proce

Embedded, explain djnz instruction of intel 8051 microcontroler

explain djnz instruction of intel 8051 microcontroler

Interpreter, difference between pure and impute inter preter

difference between pure and impute inter preter

Fundamental components of a microprocessor, Q. Fundamental components of a ...

Q. Fundamental components of a microprocessor? The word 'micro' is used in microphones, microscopes, microwaves, microprocessors, microcomputers, microprogramming, microcodes e

Calculate switching capacity in a two stage network, In a two stage network...

In a two stage network there are 512 inlets and outlets, r=s=24. If the probability that a given inlet is active is 0.8, calculate: Switching capacity Given: N =M =512, α

Explain addressing modes in risc, Q. Explain Addressing modes in RISC? ...

Q. Explain Addressing modes in RISC? Simple addressing modes: Another benefit is the use of simple addressing modes. RISC machines employ simple register addressing having disp

8086 microprocessor, In SDK – 86 kit 128KB SRAM and 64KB EPROM is provided ...

In SDK – 86 kit 128KB SRAM and 64KB EPROM is provided on system and provision for expansion of another 128KB SRAM is given. The on system SRAM address starts from 00000H and that

Ground substitution, Ground substitution: Here the act of performing a...

Ground substitution: Here the act of performing an instantiation is a function like there is only one possible outcome means we can write it as a function. And the notation Su

Explain what are the different hazards, There are situations, called hazard...

There are situations, called hazards that stop the next instruction in the instruction stream from implementing during its designated clock cycle. Hazards decrease the performance

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd