Joint application development session leader, Computer Engineering

Assignment Help:

Q.Joint Application Development session leader?

JAD session leader: JAD leader organizes and runs the JAD. This person is trained in group management and facilitation as well as system analysis. JAD leader sets agenda and sees that it is met. JAD leader remains neutral on issues and doesn't contribute opinions or ideas though rather concentrates on keeping the group on agenda, resolving conflicts and disagreements and soliciting all ideas. 

(1)  Users: The key users of system under consideration are vital participants in a JAD. They are only ones who have a clear understanding of what it means to use system on a regular basis.

(2)  Managers: The role of managers at the time of JAD is to approve project objectives, establish project priorities, approve schedules and costs and approve identified training requirements and implementation plans. 

(3)  Sponsors: A JAD must be sponsored by someone at a relatively high level in company which means the person from top management. If sponsor attends any session it's generally at the very beginning or at the end.

(4)  Systems Analysts: Members of systems analysis team attend JAD session though their actual participation can be limited. Analysts are there to learn from managers and customers though not to run or control process.

(5) Scribe: The scribe takes down the notes throughout the JAD sessions. This is generally done on a laptop or a personal computer. Notes can be taken using a word processor. Diagrams can directly be entered into a CASE tool.

(6) IS staff such as systems analysts, other IS staff like programmers, database analysts, IS planners and data centre personnel can attend to learn from discussions and possibly to contribute their ideas on technical feasibility of proposed ideas or on technical limitations of current systems.


Related Discussions:- Joint application development session leader

Control of program, Example:                         CMP    AX,BX    ;...

Example:                         CMP    AX,BX    ; compare instruction: sets flags JE        THERE    ; if equal then skip the ADD instruction  ADD  AX, 02    ; add 02

Implementation of logic micro-operations, Q. Implementation of Logic Micro-...

Q. Implementation of Logic Micro-operations? For implementationlet's first ask questions how many logic operations can be performed with two binary variables. We can have 4 pos

What are the probabilities that the patient has the virus, In a clinic 0.15...

In a clinic 0.15 of the patients have got the HIV virus. Assume a blood test is carried out on a patient. If the patient has got the virus the test will turn out positive with prob

Explain magnetic read and write mechanisms, Q. Explain Magnetic Read and Wr...

Q. Explain Magnetic Read and Write Mechanisms? Data are recorded on and then retrieved from disk via a conducting coil called the head. In numerous systems there are two heads,

Project, how many pins does a floppy drive connector have

how many pins does a floppy drive connector have

Write a class driver , Create a class called  performance that records the ...

Create a class called  performance that records the information of a performance. The class should include at least five data items:  id,  title,  basePrice, startDate, endDate. Yo

What is electronic data interchange, What is Electronic Data Interchange? ...

What is Electronic Data Interchange? Electronic Data Interchange (EDI): It is used by organizations for transactions which arise on regular basis to a pre-found format.

Explain in detail about real time processing, Explain in detail about Real ...

Explain in detail about Real time (transaction) processing When booking seats on a flight, for illustration, real time (transaction) processing would be used. Response to a que

Which TTL logic gate is used for wired anding, Which TTL logic gate is used...

Which TTL logic gate is used for wired ANDing ? Ans. Open collector output, TTL logic gate is used.

Illustrate clock signals of clock pulse generator, Q. Illustrate Clock sign...

Q. Illustrate Clock signals of clock pulse generator? Synchronization in a sequential circuit is attained by a clock pulse generator that gives continuous clock pulse.  Figure

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd