Jk flip-flop, Software Engineering

Assignment Help:

It should include all the theory that you need to complete the requested design, and all the simulation documents that you produce after synthesizing the circuit. Briefly, your report should include the followings:

o Introduction: It should include the theory behind the design; e.g. the logic expressions, the circuit operation and the circuit applications.

o Design Problem: It includes only the problem statements.

o Design Procedure: It must include, in details, your plan of what you need in order to solve the problem with all derived logic expressions, truth tables, optimization procedures, etc.

o Simulation Results: It should include the circuits' schematics, VHDL codes, functional and timing simulation waveforms, reports on the propagation delays, and your observations on the hard copies.

o Conclusion: It must include your comments on the problem, design procedure, CAD System, simulation results, and anything came up during your work.

As long as the licensed version of Quartus II is only available in our instructional laboratory (IH203), the student has to contact the instructor in order to have an access. Note that everybody MUST work individually and his report should reflect his own understanding to the subject.

DESIGN STATEMENT

JK Flip-Flop:

Write VHDL code that represents a JK flip-flop. Use behavioral code rather than structural code. Synthesize a circuit using CAD tools. Simulate the circuit that verifies the desired functionality.

Johnson Counter:

Write VHDL code that represents an eight-bit Johnson counter. Synthesize the code using CAD tools. Simulate the circuit showing the counting sequence.

Bus Structure:

Implement the schematic of the following circuit using the CAD tools.

Use

14_control circuit.png

Use the VHDL code as an entry design for the following figure that describes the details for connecting registers to a bus. (Hint: Using Figures 7.61 and 7.62 in the textbook).

1236_VHDL code.png

Also write the VHDL code that can be used as an entry design for the following figure that describes the control circuit. (Hint: Modify the VHDL code in Figure

Synthesize the circuit for your schematic and simulate.


Related Discussions:- Jk flip-flop

What are the main objectives of reverse engineering, What are the main obje...

What are the main objectives of reverse engineering? The main objectives of the reverse Engineering process are: (i) It helps the companies to understand the difficulties

What is the full form of eva, What is EVA? Earned Value Analysis is a ...

What is EVA? Earned Value Analysis is a technique of performing quantitative analysis of the software project. It gives a common value scale for each task of software projec

Explain about total quality management, Q. Explain about Total Quality Mana...

Q. Explain about Total Quality Management? TQM is a part of management practices throughout the organization, geared to make sure the organization consistently exceeds or meets

Explain special value testing, Special Value Testing: It is the form of fu...

Special Value Testing: It is the form of functional testing. Special value testing happens when a tester uses his or her domain knowledge, experience with same program and informa

Encryption models, Please name some of the best (most successful) encryptio...

Please name some of the best (most successful) encryption models for use in the business community. I need to know the benefits and disadvantages of each, as well as the cost effec

Determine the technique - parallel, Determine the technique - Parallel ...

Determine the technique - Parallel With this approach, old and new systems are run together for a time  -  If new system goes down for any reason, you still have old system

What is software maintenance and cocomo model, What is software maintenance...

What is software maintenance? Software maintenance is a set actions in which program are customized after it has been put into use. COCOMO model :- COnstructive COst MOd

Contrast between project logic evaluation and networking, QUESTION (a) ...

QUESTION (a) Compare and contrast between Project logic evaluation (PLE), Networking and Scheduling (b) Discuss how the true cost of defects can often be higher than the ini

State the level 5 of key process areas, Level 5 KPAs 1)Defect Prevent...

Level 5 KPAs 1)Defect Prevention (DP): It discovers causes of defects and devises techniques which prevent them from recurring. 2)Technology Change Management (TCM): It

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd