User Account

All Pages

Inventor, Computer Engineering

Assignment Help:
I am the inventor of the railway signaling device now operated by timer. I wish to move on to the next phase where the equipment will be operated by DTMF codes. The device is a signaling device for railways to protect work crews working on the track.

what I need the design capability for is to perform the following actions using radio signals and initiate 4 actions. The actions can be described as follows
1- create a source of a DTMF code from radio with a minimum range of 3 miles to initiate remotely the display of a certain color signal to indicate to trains that a crew is working on the track. the portable signaling device will then initiate the movement of the flag (much like s sjicece of bread coming out of s tosster) into the displayed position. this is a mechanical process now initiated by timer. Once the signal is then displayed position it ,toggles a limit switch on the display mechanism which initiates step 2.

2- Step two is that the signaling device sends a radio signal back to the initiating radio indicating that the flag is in display position this could be any special code or computer-generated voice reply. Example"flag is now in display position"

3- at the end of the work session the operator sends a DTMF code the flag device which initiates the mechanical movement of the flag back to the non-display position. at the end of the movement a limit switch initiates action 4.

4- this step is the reverse of step two where the signaling device sends a message back to the radio of the operator to indicate that the flag is now in the non-display position.

The particular challenge that I have is to come up with the system that operates independently and does not interfere with current DTMF code operated equipment on major railways within the US rail system. I need to have 4 of these units operating within 4 miles for each operator. The control radio will thus need to have a minimum range of 3 miles.



where would I need to go to get the design capability on cost sensitive budget to work with me to advance design of this control system as above.

Chuck Douglass
Kamloops BC
Canada
phone 250 319 4604


-

Related Discussions:- Inventor

Cache misses - computer architecture, Cache Misses Compulsory misse...

Cache Misses Compulsory misses -  it is caused by initial access to a block that has never been in the cache (also called cold start misses Capacity miss - it is cause

Hazard in pipeline - computer architecture, Hazard in pipeline - computer a...

Hazard in pipeline - computer architecture: A hazard in pipeline .-removing a hazard frequently need that some instructions in the pipeline to be permitted to proceed as othe

What are the four necessary condition of deadlock prevention, What are the ...

What are the four necessary conditions of deadlock prevention? Four essential conditions for deadlock prevention are: 1.  Removing  the  mutual  exclusion  condition  implie

Find the minimum sop and pos expression, Q.  Find the minimum SOP and POS e...

Q.  Find the minimum SOP and POS expression for the following functions using K- Map and realize the expression using appropriate gates. Also realize SOP form using NAND-to-NAND ga

Determine no.of processes to avoid race condition, To avoid race condition,...

To avoid race condition, the maximum number of processes that may be simultaneously inside the critical section is The maximum number of processes is one to ignore race conditi

What is synchronous reset, What is Synchronous reset? Synchronous reset...

What is Synchronous reset? Synchronous reset: Synchronous reset logic will synthesize to smaller flip-flops, mainly when the reset is gated along with the logic generating t

Determine the ad hoc testing, Determine the Ad hoc testing - It is a ty...

Determine the Ad hoc testing - It is a type of testing which is performed without the use of planning or/and documentation. - These tests are run only one time unless a defe

What are the advantages of code optimization, What are the advantages of co...

What are the advantages of code optimization? Code optimization tends at enhancing the execution efficiency of a program. It is achieved in two manners. Redundancies in a progr

Parallel computing, explain different types of parallel processing mechani...

explain different types of parallel processing mechanism

Determine the example of timescale, Determine the Example of timescale ...

Determine the Example of timescale 'timescale 10ns / 1ps Indicates delays are in 10 nanosecond units with 3 decimal points of precision (1 ps is 1/1000ns which is .001 ns).

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +1-415-670-9521

Phone: +1-415-670-9521

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd