Interpreter- high level language, Electrical Engineering

Assignment Help:

Interpreter- High level language

The interpreter is a program  which  translates the high  level  program  into  objects  program  statement wise . it reads one statement of  the program  at a  time  translates it  and then  executes it thereafter it takes the next statement  and repeat the process  till  the end  of the program.

It is preferred translator for beginners as it executes the programs  until it comes across  any  syntax  error and points  and points  the error at which  it stops.

The disadvantage of  this  type  of translator is  does not store  the translated code  anywhere hence it has to translate the program  every time it  is executed.  Another  drawback is that  the execution time  is more  as it  has to  translate the  program  while  execution.


Related Discussions:- Interpreter- high level language

Schrodinger’s wave equation, Discuss the degeneracy of energy of energy sta...

Discuss the degeneracy of energy of energy states. Solve the Schrodinger’s equation for a free particle in three dimensional boxes and find Eigen values and Eigen function of free

Multiplexing 64-to-1 by using four 16-to-1 multiplexers, Q. Show an arrange...

Q. Show an arrangement for multiplexing 64-to-1 by using four 16-to-1 multiplexers and one 4-to-1 multiplexer.

Explain the function of the pins psen and ea of 8051, Explain the function ...

Explain the function of the pins PSEN and EA of 8051. PSEN: PSEN stands for program store enable. In 8051 based system in which an external ROM holds the program code, this pin

Clipper, application and demerits

application and demerits

Find the fourier series for the square wave, (a) Find the Fourier series fo...

(a) Find the Fourier series for the square wave shown in Figure(a). (b) Let a voltage source having the waveform of part (a) with a peak value of 100 V and a frequency of 10 Hz

Digital electronics, Design a recycling MOD 19 up counter using JK FFs. In ...

Design a recycling MOD 19 up counter using JK FFs. In your design, include the logic circuit diagram and the timing diagram output that counts from 000002 = 010 to 100112 = 1910. C

Draw the logic diagram of the enabled d latch, Q. (a) Draw the logic diagra...

Q. (a) Draw the logic diagram of the enabled D latch using only NAND gates. (b) Complete the timing diagram of Figure (a) of theDlatchwhose block diagram and truth table are giv

Chemistry, explain why entropy of a gas increases with volume and tempeart...

explain why entropy of a gas increases with volume and tempearture

Sign flag - sub subtract instruction , Sign flag Since D 7  bit in ...

Sign flag Since D 7  bit in the  results is 0sign flag is reset. This also  shown that the results is positive.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd