Interconnection network in the form of a linear array, Computer Engineering

Assignment Help:

Q. Interconnection network in the form of a Linear Array?

The sorting problem particularly selected is bubble sort and interconnection network may be represented as n processors interconnected with one another in form of a linear array like displayed in Figure below. The method adopted for solving the bubble sort is called odd-even transposition. Suppose an input sequence is B= (b1, b2, b3, b4......... bn) and every number is assigned to a specific processor. In the odd-even transposition the sorting is done with the help of two stages known as odd phase and even phase. In the odd stage the elements stored in (p1, p2), (p3, p4), (p5, p6)......... (pn-1, pn) are compared according to Figure and consequently exchanged if needed it implies that if they are out of order. In even phase the elements stored in (p2, p3), (p4, p5), (p6, p7)......... (pn-2, pn-1) are compared according to the Figure and consequently exchanged if needed i.e. if they are out of order. Remember in the even phase the elements stored in p1 and pn aren't exchanged and compared. The total number of phases needed for sorting the numbers is n it implies that n/2 even phases and n/2 odd phases. The algorithmic demonstration of the above considered odd-even transposition is given below: 

453_Interconnection network in the form of a Linear Array.png

Figure: Interconnection network in the form of a Linear Array


Related Discussions:- Interconnection network in the form of a linear array

Explain a TTL NAND gate and its operation, Give the circuit of a TTL NAND g...

Give the circuit of a TTL NAND gate and explain its operation in brief. Ans: Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.

Discuss the advantages of expression tree, Discuss its advantages over the ...

Discuss its advantages over the other evaluation techniques. The expression tree is determined by using a post-order traversal of the expression tree as given here: 1. If such

Explain resource request and allocation graph (rrag), Explain Resource requ...

Explain Resource request and allocation graph (RRAG) Deadlocks can be explained by a directed bipartite graph known as a Resource-Request-Allocation graph (RRAG).A graph G = (V

What is the mips assembly code, Question: (a) Using an appropriate dia...

Question: (a) Using an appropriate diagram, illustrate the structure of an instruction used for branching purposes and state the purpose of each part. (b) Given the number

Explain bernstein conditions for detection of parallelism, Bernstein Condit...

Bernstein Conditions for Detection of Parallelism For execution of a number of instructions or a block of instructions in parallel, it must be made certain that instructions ar

Describe about full adder, Q. Describe about full adder? Let's take ful...

Q. Describe about full adder? Let's take full adder. For this other variable carry from previous bit addition is added let'us call it 'p'. Truth table and K-Map for this is dis

Hardware cost-network properties, Hardware Cost It refers to the cost i...

Hardware Cost It refers to the cost involved in the execution of an interconnection network. It consists of the cost of switches, connectors, , arbiter unit, interface logic an

Adding server-side include to the page, Step 1: Click on the icon in the ob...

Step 1: Click on the icon in the object tool bar Or Insert -> SSI Step 2: Select the file Step 3: Add the file Step 4: Provide the URL (where to be attached) Step

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd