Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Interconnection network in the form of a Linear Array?
The sorting problem particularly selected is bubble sort and interconnection network may be represented as n processors interconnected with one another in form of a linear array like displayed in Figure below. The method adopted for solving the bubble sort is called odd-even transposition. Suppose an input sequence is B= (b1, b2, b3, b4......... bn) and every number is assigned to a specific processor. In the odd-even transposition the sorting is done with the help of two stages known as odd phase and even phase. In the odd stage the elements stored in (p1, p2), (p3, p4), (p5, p6)......... (pn-1, pn) are compared according to Figure and consequently exchanged if needed it implies that if they are out of order. In even phase the elements stored in (p2, p3), (p4, p5), (p6, p7)......... (pn-2, pn-1) are compared according to the Figure and consequently exchanged if needed i.e. if they are out of order. Remember in the even phase the elements stored in p1 and pn aren't exchanged and compared. The total number of phases needed for sorting the numbers is n it implies that n/2 even phases and n/2 odd phases. The algorithmic demonstration of the above considered odd-even transposition is given below:
Figure: Interconnection network in the form of a Linear Array
The logic circuit shown in the given figure can be minimised to Ans. The minimised figure of logic diagram is D, the output of the logic circuit is as Y=(X+Y')'+(X'+(X+
MAC address helps in (A) multimedia access control. (B) media access control. (C) mobile access control. (D) master access point control Ans: MAC addr
Object oriented modelling Object oriented modelling is entirely a new way of thinking about queries. This methodology is all about visualizing the things by using models organ
Generally the register storage is faster than cache andmain memory. Also register addressing uses much shorter addresses than addresses for cache and main memory. Though the number
Processor-Memory Interconnection Network (PMIN) This is a switch that joined various processors to different memory modules. Connecting every processor to each memory module in
What is pipelining? What are the various hazards encountered in pipelining? Explain in detail. The major characteristics of a pipeline are: a) Pipelining cannot be exe
What are bags and sequences? A bag is a collection of elements with duplicates permitted. A sequence is an ordered collection of elements with duplicates permitted.
The scope of the experts system is very limited. It cannot work outside the field it is being used. The users knowledge is required to adjust to new situation. To reduce
Describe functions of data flow diagram After you have roughly designed data flow diagram, you could write a description of each function and you could describe the function i
Q. Explain Processing of an Interrupt? The interrupt is processed as: Step 1: Number field in INT instruction is multiplied by 4 to get its entry in interrupt vector table.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd