Interconnection network, Computer Engineering

Assignment Help:

Interconnection Network

Introduction

This unit discusses the types and properties of interconnection networks.  In multiprocessor systems, there are multiple I/O modules, multiple processing elements and multiple memory modules.  Each processor can access any of the I/O units and any of the memory modules. The connectivity among these is performed by interconnection networks.

Therefore, an interconnection network is used for swap data between two processors in a multistage network.  Memory bottleneck is a basic limitation of Von Newman architecture. In this case of multiprocessor systems, the performance will be brutally affected in case the data exchange between processors is late. The multiprocessor system has single global shared memory and every processor has a small local memory.  The processors can access data from memory associated with another processor or from shared memory using an interconnection network.  Thus, interconnection networks play a essential role in determining the general performance of the multiprocessor systems.  The interconnection networks are similar to customary network systems consisting of edges and nodes. The nodes are switches having some input and some output (say n input and m output) lines. Depending on the switch connection, the data is promoted from input lines to output lines. The interconnection network is placed among various devices in the multiprocessor network.

The architecture of a general multiprocessor is detremined in Figure 1.  In the multiprocessor systems, these are multiple processor modules (each processor module consists of a processing element, small sized local memory and cache memory ), shared peripheral devices and shared global memory.

                     506_Interconnection Network.png

PIOIN= Processor to I/O Interconnection Network

PMIN = Processor to Memory Interconnection Network

PM = Processor Module

PPIN = Processor to Processor Interconnection Network

Module communicates with diffrent modules peripheral devices and shared memory using interconnection networks.


Related Discussions:- Interconnection network

Describe jmx concepts and architecture, MX is conceptually easy, yet bears ...

MX is conceptually easy, yet bears the fruit of years of domain experience and research. In a nutshell, JMX describes a standard means for applications to expose management functio

Why object oriented development not only allows reuse, Why object oriented ...

Why object oriented development not only allows reuse In a wider way we can say that object oriented development not only allows reuse and information sharing within an applica

Phython, super ascii string checker

super ascii string checker

Java Applet, Simple codes for robot using applet

Simple codes for robot using applet

Explain wait for graph-resource request and allocation graph, Explain Wait ...

Explain Wait for graph (WFG) with Resource request and allocation graph (RRAG). WFG with RRAG: A graph G = (V,E) is termed as bipartite if V can be decomposed in two

8086, the block diagram of an 8086 processor

the block diagram of an 8086 processor

Explain parsing techniques, Explain any three parsing techniques. Follo...

Explain any three parsing techniques. Following are three parsing techniques: Top-down parsing: This parsing can be viewed as an attempt to get left-most derivations of an

Select-options and parameters statement , The fields specified by select-op...

The fields specified by select-options and parameters statement cannot be grouped together in the selection screen. No, the fields specified by select-options and parameters s

Define busy waiting and spinlock, Define busy waiting and spinlock.  Wh...

Define busy waiting and spinlock.  When a process is in its critical section, any other process that tries to enter its critical section must loop continuously in the entry cod

Explain about instruction cycle, Q. Explain about Instruction Cycle? Th...

Q. Explain about Instruction Cycle? The instruction cycle for this provided machine comprises four cycles. Presume a 2-bit instruction cycle code (ICC). The ICC can represent t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd