Inter suffer buffer and execute an instruction, Computer Engineering

Assignment Help:

What are the basic steps needed to execute an instruction by the processor?

Ans: The basic steps needed to execute an instruction by the processor are:

A)    First fetch the contents of the memory location pointed to by the PC. They are loaded into the IR register.

                  IR←[[PC]]

B) Supposing that the memory is byte addressable, increment the contents of the PC by

4, that is PC← [PC} + 4

c)  In last Carry out the action specified by the instruction in the IR.

Give hardware organization of two-stage pipeline?

1401_Inter suffer Buffer.png

                                                  Inter suffer Buffer

Explained the role of cache memory in pipeline?

Ans: cache memory is used to solve the memory access problem. When cache is inserted in the processor the access time to the cache is typically the same time required to perform other basic operation inside the processor.


Related Discussions:- Inter suffer buffer and execute an instruction

What are the basic features of supply chain management, What are the basic ...

What are the basic features of Supply Chain Management? Features of Supply Chain Management Supply Chain Management uses different methods to find out, affect and chang

Describe the booch methodology, Object Oriented Analysis and Design 1. ...

Object Oriented Analysis and Design 1. What are the advantages of object-oriented systems? 2. Describe the Booch Methodology. 3. Justify that UML is a language for modeli

What is the use of urgent pointer in tcp segment, What is the use of urgent...

What is the use of urgent pointer in TCP segment? For accommodation out of band signaling, TCP permits the sender to identify data as urgent, implies that the receiving program

Fifo discipline, You have been retained to examine how many check-in agents...

You have been retained to examine how many check-in agents should be used at a check-in counter for a big hotel. During normal business hours, customers arrive at a rate of about 2

Show organisation of clos network, Q. Show Organisation of Clos network? ...

Q. Show Organisation of Clos network? Clos network: This network was designed by Clos (1953).  It's a non-blocking network and offers full connectivity similar to crossbar netw

To which one erlang is equal, One Erlang is equal to (A)  3600 CCS ...

One Erlang is equal to (A)  3600 CCS (B)  36 CCS (C) 60 CCS (D)  24 CCS Ans: One Erlang is equivalent to 3600 CCS.

What is master slave kernel, Q. What is Master slave kernel? Master sl...

Q. What is Master slave kernel? Master slave kernel: In this model just one of processors is assigned as Master.  The master is in charge for subsequent activities:  i)

Addressing mode, the 68000 has rich of addressing mode . it concerned with ...

the 68000 has rich of addressing mode . it concerned with the way data is accessed . identify the destion addressing mode for EXG D0, A2

State in brief about virtual memory, What is Virtual memory The term v...

What is Virtual memory The term virtual memory signifies something that appears to be present though actually it is not. Virtual memory technique enables users to use more mem

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd