Inter suffer buffer and execute an instruction, Computer Engineering

Assignment Help:

What are the basic steps needed to execute an instruction by the processor?

Ans: The basic steps needed to execute an instruction by the processor are:

A)    First fetch the contents of the memory location pointed to by the PC. They are loaded into the IR register.

                  IR←[[PC]]

B) Supposing that the memory is byte addressable, increment the contents of the PC by

4, that is PC← [PC} + 4

c)  In last Carry out the action specified by the instruction in the IR.

Give hardware organization of two-stage pipeline?

1401_Inter suffer Buffer.png

                                                  Inter suffer Buffer

Explained the role of cache memory in pipeline?

Ans: cache memory is used to solve the memory access problem. When cache is inserted in the processor the access time to the cache is typically the same time required to perform other basic operation inside the processor.


Related Discussions:- Inter suffer buffer and execute an instruction

Define how ptrace is used by debuggers, State how Shared Memory is used for...

State how Shared Memory is used for inter process communication. Define how ptrace is used by debuggers.  What are modules? Explain how data mapping takes place among modules

What are the registers generally contained in the processor, What are the r...

What are the registers generally contained in the processor? MAR-memory address register MDR-memory data register IR-Instruction Register RO-Rn-General purpose registe

Calculate a table of responses to all boolean inputs, 1.  The network shown...

1.  The network shown in figure 2 uses neurons with:             (a) Unipolar Binary;             (b) Bipolar Binary. Calculate a table of responses to all four possi

Assembly directives and pseudo-ops, Assembly directives and pseudo-ops: ...

Assembly directives and pseudo-ops: Assembly directives are which instructions that executed by the assembler at assembly time, not by the CPU at run time. They can build the

Features added in message passing interface-2, Q. Show the Features added i...

Q. Show the Features added in message passing interface-2 Input/output Single-sided operations for remote memory access Binding for C++ Dynamic process managem

Fitness function - canonical genetic algorithm, Fitness function - canonica...

Fitness function - canonical genetic algorithm: Conversely the fitness function will use an evaluation function to calculate a value of worth for the individual accordingly th

Change to palindrome, given a string S convert it to palindrome by doing ch...

given a string S convert it to palindrome by doing character replacement.convert S to palindrome with minimum character replacements

Concurrently read concurrently write, Q. Concurrently read concurrently wri...

Q. Concurrently read concurrently write? It is one of the models derived from PRAM. In this model the processors access the memory locations simultaneously for reading and writ

What do you meant by static and dynamic modeling, Static modeling is used t...

Static modeling is used to state structure of the objects that are in the problem domain. These are expressed using class, object and USECASE diagrams. But Dynamic modeling sig

How debugger works internally, Whenever we compile with -g option, it will ...

Whenever we compile with -g option, it will make a symbol table, and according that table for every function and line it will call ptrace.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd