Inter suffer buffer and execute an instruction, Computer Engineering

Assignment Help:

What are the basic steps needed to execute an instruction by the processor?

Ans: The basic steps needed to execute an instruction by the processor are:

A)    First fetch the contents of the memory location pointed to by the PC. They are loaded into the IR register.

                  IR←[[PC]]

B) Supposing that the memory is byte addressable, increment the contents of the PC by

4, that is PC← [PC} + 4

c)  In last Carry out the action specified by the instruction in the IR.

Give hardware organization of two-stage pipeline?

1401_Inter suffer Buffer.png

                                                  Inter suffer Buffer

Explained the role of cache memory in pipeline?

Ans: cache memory is used to solve the memory access problem. When cache is inserted in the processor the access time to the cache is typically the same time required to perform other basic operation inside the processor.


Related Discussions:- Inter suffer buffer and execute an instruction

Why process scheduling algorithm favour i/o bound processes, Suppose that a...

Suppose that a process scheduling algorithm favors those processes that have used the least processor time in the recent past. Why will this algorithm favour I/O- bound processes,

What is the chief advantage of using virtual packets, What is the chief adv...

What is the chief advantage of using virtual packets instead of frames? The router can't transfer a copy of a frame from one kind of network to another since the frame formats

The job allocation register, Signify this problem by means of: i.    An Ent...

Signify this problem by means of: i.    An Entity Relationship model; ii.    Relational tables. Pete's Programmers is a firm which supplies part time staff on contract to organisat

Secret-key encryption, Secret-key encryption is also called as Private ...

Secret-key encryption is also called as Private encryption.

Future of hyper threading, Current Pentium 4 based MPUs use Hyper-threading...

Current Pentium 4 based MPUs use Hyper-threading, but the next-generation cores, Woodcrest and Merom, Conroe will not. While some have alleged that this is because Hyper-threading

Compiler software difficulty, IA-64 instead depends on the compiler for thi...

IA-64 instead depends on the compiler for this task. Even before the program is fed into the CPU, the compiler studies the code and makes the similar sorts of decisions that would

Name the processes of oom, Name the processes of OOM In OOM the modelli...

Name the processes of OOM In OOM the modelling passes through the given processes: System Analysis System Design Object Design, and Final Implementation.

Register data type as combinational element, Reg data type as Combinational...

Reg data type as Combinational element module reg_combo_example( a, b, y); input a, b; output y; reg y; wire a, b; always @ ( a or b) begin y = a & b; e

How does the xml serializer work, How does the Xml Serializer work?  What A...

How does the Xml Serializer work?  What ACL permissions does a process using it require?   Xml Serializer needs write permission to the system's TEMP directory.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd