Instruction set architecture - assembly language, Computer Engineering

Assignment Help:

Instruction Set Architecture (ISA):

The Instruction Set Architecture (ISA) is the part of the processor which is noticeable to the compiler writer or programmer. The ISA serves as the limit amongst hardware and software. We will deeply describe the instruction sets found in several of the microprocessors used today. The ISA of a processor can be explained by using 5 categories:

Operand Storage in the CPU 

  •   Where are the operands reserved other than in memory?

Number of explicit named operands 

  •   How many operands are named in a distinctive instruction?

Operand location

Can be any no. of ALU instruction operand be located in memory? Or ought to be all operands are kept internally in the CPU?

Operations

What type of operations is provided in the ISA.?

Type and size of operands

What is the size and type of per operand and how is it mention?

 In all the above the most distinctive factor is the first. The most common types of ISAs are as following:

a. Stack: - The operands are put implicitly on top of the stack.

b. Accumulator:-One operand is implicitly mentions in the accumulator.

c. General Purpose Register (GPR) - All operands are explicitly specified, they are either memory locations or registers.

Assembly code of

A = B + C;

in all  of the above three architectures:

2412_Instruction Set Architecture - assembly language.png

Notice the fact that every processor may be neatly tagged into any 1 of the above categories. The i8086 contain much instruction that use implicit operands though it has a general register set. The i8051 is another instance, it has four banks of GPRs but most instructions might have the A register as one of its operands.

 


Related Discussions:- Instruction set architecture - assembly language

Big – endian and little- endian representations, Explain Big - Endian and L...

Explain Big - Endian and Little- Endian representations Ans: The Big- endian is used where lower byte addresses are used for the more significant bytes (leftmost bytes) of the

Learning decision trees using id3 - artificial intelligence, L e arning D...

L e arning Decision Trees Using ID3 Sp eci f y i n g the Problem We now have to look at how you mentally created your decision tree when deciding what to do at

Pre order given find post order ?, The preorder traversal sequence of a bin...

The preorder traversal sequence of a binary search tree is 30, 20, 10, 15, 25, 23, 39, 35, 42. Which one of the following is the postorder traversal sequence of the same tree?

Complicated question, Hi I need a help in this question : A telephone sw...

Hi I need a help in this question : A telephone switchboard handles ? calls on average during a rush hour, and the switchboard can at most make k connections per minute. Write a

Describe about directory in doc, Q. Describe about directory in DOC? We...

Q. Describe about directory in DOC? We all know that, the volume of the hard disk is generally quite large (10 MB to a few GB). You can keep hundreds or even thousands of files

Prolog, Prolog: Still we can take our card game from the previous lect...

Prolog: Still we can take our card game from the previous lecture like a case study for the implementation of a logic-based expert system. So there the rules were: four cards

How steps of instruction execution can be broken down, Q. How steps of inst...

Q. How steps of instruction execution can be broken down? Let's explain how these steps of instruction execution can be broken down to micro-operations. To make easier this dis

Which scheduler select process from secondary storage device, Which schedu...

Which scheduler selects processes from secondary storage device? Ans. Medium term scheduler selects processes from secondary storage device.

What is trp, TRP is the number of clock cycles required to terminate access...

TRP is the number of clock cycles required to terminate access to an open row of memory, and open access to the next row. It stand for row precharge time.

What is error detection code, What is Error detection code? It is a bin...

What is Error detection code? It is a binary code that notice digital errors during transmission. The detected errors cannot be correct but the presence is shown.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd