Instruction set architecture, Computer Engineering

Assignment Help:

Question

(a) A 500 MHz Pentium III processor takes 2 ms to run a program with 200,000 instructions. A 300 MHz UltraSparc processor takes 1.8 ms to run the same program with 230,000 instructions. What is CPI for each processor for this program?

(b) For the above example, which processor is faster and by how much.

(d) With the aid of an example, explain how pipelining in microprocessors improves the throughput of instruction execution.

Related Discussions:- Instruction set architecture

Example on sorting using combinational circuit, Q. Example on Sorting using...

Q. Example on Sorting using Combinational Circuit? Example: Think about a unsorted list having element values like given below {3,9,8,5,10,12,14,20,90,95,60,40,23,35,18,0}

Explain the trackball and thumbwheel devices, Explain the Trackball and Thu...

Explain the Trackball and Thumbwheel devices Joysticks A joystick consists of a small, vertical lever (called the stick) mounted on a base that is used to steer the screen

Explain about mmx architecture, Explain about MMX architecture MMX arc...

Explain about MMX architecture MMX architecture introduces new packed data types. Data types are eight packed, consecutive 8-bit bytes; four packed, consecutive 16-bit words;

Loop level-levels of parallel processing, Loop Level At this level, rep...

Loop Level At this level, repeated loop iterations are the applicants for parallel execution. However, data dependencies among subsequent iterations may limit parallel executio

Define deadlock, Define deadlock? Deadlock is a condition, wherein proc...

Define deadlock? Deadlock is a condition, wherein processes never finish executing and system resources are tied up, preventing another job from beginning. A process requests r

Structure of 8086 cpu, 8086 microprocessor comprises two independent units:...

8086 microprocessor comprises two independent units: 1. Bus Interface unit 2. Execution unit Please refer to Figure below. Figure: The CPU of INTEL 8086 Microp

Senior project, any ideas about senior project topic

any ideas about senior project topic

Micro processor code, Suppose that the working register W contains the valu...

Suppose that the working register W contains the value 0x4F, the register FSR contains the value 0x2B; the register with address 0x2B contains 0x2F and the instruction ADDWF INDF,

What will exactly the hide statement do, What will exactly the hide stateme...

What will exactly the hide statement do? For displaying the details on secondary lists needs that you have previously stored the contents of the selected line from within the

Define cache line, Define cache line. Cache block is used to refer to a...

Define cache line. Cache block is used to refer to a set of contiguous address location of some size. Cache block is also referred to as cache line.

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages