Instruction level-levels of parallel processing, Computer Engineering

Assignment Help:

Instruction Level

It refers to the condition where different instructions of a program are implemented by different processing elements. Most processors have numerous execution units and can execute some instructions (usually machine level) at the similar time. Good compilers can alter instructions to maximize instruction throughput. Often the processor also can do this. Modern processors still parallelize execution of micro-steps of instructions in the same pipe. The first use of instruction level parallelism in manipulative PE?s to enhance processing speed is pipelining.  Pipelining was widely used in early Reduced Instruction Set Computer (RISC).  Behind RISC, super scalar processors were developed which perform multiple instruction in one clock cycle. The super scalar processor plan exploits the parallelism accessible at instruction level by enhancing the number of functional and arithmetic units in PE?s.  The concept of teaching level parallelism was further customized and applied in the design of Very big Instruction Word (VLIW) processor, in which one instruction word encodes extra than one operation. The idea of executing a digit of instructions of a program in similar by scheduling them on a only processor has been a major driving power in the design of recent processors.

 


Related Discussions:- Instruction level-levels of parallel processing

Explain physical characteristics of magnetic disk, Q. Explain Physical Char...

Q. Explain Physical Characteristics of magnetic disk? Figure below lists main features that differentiate among different types of magnetic disks. First head may either be fixe

Name some pure object oriented languages, Some pure object oriented languag...

Some pure object oriented languages are Smalltalk, Eiffel,  Java, Sather.

Explain how someone refine the ratio analysis, Refining the Ratio Analysis ...

Refining the Ratio Analysis Basically, refinement leads to purity. Thus to get a cleaner, more understandable and consistent design need to iterate analysis process.  R

Explain FIFO page replacement algorithm, Explain FIFO Page replacement algo...

Explain FIFO Page replacement algorithm. FIFO policy: This policy only removes pages in the order they entered in the main memory. By using this policy we simply eliminate a

Assignment, zero, one, two three address instructions

zero, one, two three address instructions

Assembly langaauge microprocessor, write alp to perform bcd addition withou...

write alp to perform bcd addition without using procedure

Function of host to host transport layer in tcp/ip protocol, Illustrate the...

Illustrate the function of host to host transport layer in TCP/IP protocol stack? Function of Host - to-Host Transport Layer: This protocol layer just above inter network

Drawback of these electromechanical and mechanical computers, Drawback of t...

Drawback of these electromechanical and mechanical computers The basic drawback was: Inertia/friction of moving components had limited speed. The data movement usin

DSP, Assignment of Analog to digital Ssignal Processing

Assignment of Analog to digital Ssignal Processing

Database, what are the Database designs to avoid?

what are the Database designs to avoid?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd