Instruction issue degree in superscalar processing, Computer Engineering

Assignment Help:

Q. Instruction Issue degree in superscalar processing?

The major concept in superscalar processing is how many instructions we are able to issue per cycle. If we are able to issue k number of instructions for each cycle in a superscalar processor then that processor is known as a k-degree superscalar processor. If we wish to exploit the full parallelism from a superscalar processor then k instructions should be executable in parallel.

For illustration, we think about a 2-degree superscalar processor with 4 pipeline phases for instruction cycle which means instruction fetch (IF), decode instruction (DI), fetch the operands (FO), execute the instruction (EI) as displayed in Figure below. In this superscalar processor 2 instructions are issued per cycle as displayed in Figure below. Here, 6 instructions in 4 stage pipelines have been executed in 6 clock cycles. Under ideal situations, after steady state, two instructions are being executed for each cycle.

917_Instruction Issue degree in superscalar processing.png

Figure: Superscalar processing of instruction cycle in 4-stage instruction pipeline


Related Discussions:- Instruction issue degree in superscalar processing

Explain deadlock, What is a deadlock? A deadlock is a situation that ca...

What is a deadlock? A deadlock is a situation that can increase when two units, A and B use a shared resource. Assume that unit B cannot complete its task unless unit A complet

Balance - principles of composition, Balance The balance of an image ca...

Balance The balance of an image can be thought of as the distribution of visual weight within the piece. A piece of art can be structured so that the elements create a sense of

Show sample instruction format of mips instruction, Q. Show Sample Instruct...

Q. Show Sample Instruction Format of MIPS instruction? Early MIPS architectures had 32-bit instructions and later versions have 64-bit implementations. The first commercial

What are the different layers of tcp/ip protocol stack, What are the differ...

What are the different layers of TCP/IP protocol stack? Layers in the TCP/IP protocol architecture are:- o  Application Layer o   Host-to-Host Transport Layer,  o  Net

Explain concurrent sharing, Explain Concurrent sharing. Concurrent s...

Explain Concurrent sharing. Concurrent sharing: Some number of programs may share a file concurrently. While this is the case, this is essential to ignore mutual interferen

Define electronic data interchange, Define Electronic Data Interchange. ...

Define Electronic Data Interchange. An EDI stand for Electronic Data Interchange is used by organizations for transactions which occur on regular basis to a pre-determined for

3D rotation, Magnify a triangle with vertices A = (0,0), B = (3,3) and C = ...

Magnify a triangle with vertices A = (0,0), B = (3,3) and C = (6,4) to twice its size in such a way that A remains in its original position.

What is a resource-allocation graph, What is a resource-allocation graph? ...

What is a resource-allocation graph? Deadlocks can be described more precisely in terms of a directed graph known as a system resource allocation graph. This graph having of a

Boolean algebra, Prove the following Boolean identities using the laws of B...

Prove the following Boolean identities using the laws of Boolean algebra (A + B)(A  + C) = A + BC Ans. (A+B)(A+C)=A+BC LHS AA+AC+AB+BC=A+AC+AB+BC OR  A((C+1)+A(B+1))+BC

Define hit ratio, Define Hit ratio. The performance of cache memory is ...

Define Hit ratio. The performance of cache memory is frequently measured in terms of quantity called hit ratio. Hit-Find a word in cache. Miss-Word is not found in cache.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd