Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Instruction Issue degree in superscalar processing?
The major concept in superscalar processing is how many instructions we are able to issue per cycle. If we are able to issue k number of instructions for each cycle in a superscalar processor then that processor is known as a k-degree superscalar processor. If we wish to exploit the full parallelism from a superscalar processor then k instructions should be executable in parallel.
For illustration, we think about a 2-degree superscalar processor with 4 pipeline phases for instruction cycle which means instruction fetch (IF), decode instruction (DI), fetch the operands (FO), execute the instruction (EI) as displayed in Figure below. In this superscalar processor 2 instructions are issued per cycle as displayed in Figure below. Here, 6 instructions in 4 stage pipelines have been executed in 6 clock cycles. Under ideal situations, after steady state, two instructions are being executed for each cycle.
Figure: Superscalar processing of instruction cycle in 4-stage instruction pipeline
The address bus is unidirectional due to the address information is always given by the Micro Processor to address a memory location of an input or output devices.
The logic circuit given below, converts a binary code y 1 y 2 y 3 into Ans. Gray code is X1 = Y1, X2 = Y1 XOR Y2 , X3 = Y1 XOR Y2 XOR Y3 For
Q. What is the Concept of Lock? Locks are used for protected access of data in a shared variable system. There are numerous kinds of locks: 1) Binary Locks: These locks a
What is event-driven control? Control resides within a dispatcher or monitors that language, subsystem or OS provider. Developers attach application process to events and dispa
what is the minimum number of page faults for an optimal page replacement strategy?
Define memory cell? A memory cell is capable of storing single bit of information. It is usually organized in the form of an array
Q. When an object travels with constant velocity does its average velocity during any time interval differ from its instantaneous velocity at any instant? Answer:- No It i
The next major set of tasks to tackle are delete and update. Version control systems typically version updates to a ?le and only store the differences between the ?les. Two system
How read and write is performed using sockets? An application program interface gives the details of how can an application program interacts along with protocol software. But
Explain mapping in computer architecture
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd