Instruction issue degree in superscalar processing, Computer Engineering

Assignment Help:

Q. Instruction Issue degree in superscalar processing?

The major concept in superscalar processing is how many instructions we are able to issue per cycle. If we are able to issue k number of instructions for each cycle in a superscalar processor then that processor is known as a k-degree superscalar processor. If we wish to exploit the full parallelism from a superscalar processor then k instructions should be executable in parallel.

For illustration, we think about a 2-degree superscalar processor with 4 pipeline phases for instruction cycle which means instruction fetch (IF), decode instruction (DI), fetch the operands (FO), execute the instruction (EI) as displayed in Figure below. In this superscalar processor 2 instructions are issued per cycle as displayed in Figure below. Here, 6 instructions in 4 stage pipelines have been executed in 6 clock cycles. Under ideal situations, after steady state, two instructions are being executed for each cycle.

917_Instruction Issue degree in superscalar processing.png

Figure: Superscalar processing of instruction cycle in 4-stage instruction pipeline


Related Discussions:- Instruction issue degree in superscalar processing

Two ethernet switches sw1 and sw2 , Six machines H1, H2, ..., H6 are linked...

Six machines H1, H2, ..., H6 are linked by two Ethernet switches SW1 and SW2 as given below. Both switches have four ports drawn. The port numbers are as indicated. Suppose the two

What is memory address register, Q. What is Memory Address Register? Me...

Q. What is Memory Address Register? Memory Address Register (MAR): It specifies address of memory location from that data or instruction is to be accessed (read operation) or t

Explain vector-vector instructions, Vector-Vector Instructions In this...

Vector-Vector Instructions In this category, vector operands are fetched from vector register and accumulated in another vector register. These instructions are indicated with

Basic architecture of computer system, Q. Basic Architecture of computer sy...

Q. Basic Architecture of computer system? Replacing the ALU and CU (i.e., CPU) of Figure by a microprocessor, and storing instructions and data in the same memory, one arrives

Input a list of positive numbers, Input a list of positive numbers, termina...

Input a list of positive numbers, terminated by 0, into an array Numbers. Then display the array and the largest and smallest number in it.

What is sdram, Synchronous dynamic random access memory (SDRAM) is dynamic ...

Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) that is initialized with the system bus. Classic DRAM has an asynchronous interface, which m

What is dynamic modelling, What is Dynamic Modelling  As you know that...

What is Dynamic Modelling  As you know that computer systems are built from the objects which respond to events. External events arrive at boundary of system; you understan

File structures, Write in brief about UNIX process structure.

Write in brief about UNIX process structure.

What is independent process, What is independent process? A process is ...

What is independent process? A process is independent it cannot affect or be affected by the other processes implementing in the system. Any process does not share data with ot

Explain instruction level of parallel processing, Instruction Level It ...

Instruction Level It refers to condition where different instructions of a program are implemented by different processing elements. Most processors have various execution unit

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd