Instruction issue degree, Computer Engineering

Assignment Help:

Instruction Issue degree: The major concept in superscalar processing is how many instructions we can issue per cycle. If we issue k number of instructions per cycle in a superscalar processor, in that case the processor is called a k-degree superscalar processor. If we want to exploit the full parallelism from a superscalar processor then k instructions must be implement in parallel.

For example, we consider a 2-degree superscalar processor with 4 pipeline phases for instruction cycle, i.e. decode instruction (DI), instruction fetch (IF), fetch the operands (FO), execute the instruction (EI) as shown below in Figure. In this superscalar processor, two instructions are issued per cycle as shown below in Figure. Here, 6 instructions in 4 stage pipelines have been implemented in 6 clock cycles. Under ideal conditions, after steady state, two instructions are being implemented per cycle.

                                                 20_Instruction issue degree.png

                     Superscalar Processing of instruction cycle in 4-stage instruction pipeline

For executing superscalar processing, some important hardware must be provided which is discussed below:

  • The necessity of data path is increased with the degree of superscalar processing. Assume, one instruction size is 32 bit and we are using 2-degree superscalar processor, then 64 data path by the instruction memory is required and 2 instruction registers are also required.
  • Multiple implementation units are also required for implementing multiple instructions and to avoid resource conflicts.

Data dependency will be increased in superscalar processing if sufficient hardware is not given. The added hardware provided is known as hardware machine parallelism. Hardware parallelism makes sure that resource is available in hardware to exploit parallelism. Another alternative is to exploit the instruction level parallelism inherent in the code. This is achieved by transforming the source code by an optimizing compiler like that it reduces the dependency and resource conflicts in the resulting code.

Many popular commercial processors have been executed with superscalar architecture like IBM RS/6000, MIPS R4000, DEC 21064, Power PC, Pentium, etc.


Related Discussions:- Instruction issue degree

Determine the logic gate having input 0 and output 1, The output of a logic...

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ? Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR

Distinguish between ROM, Distinguish between ROM, PROM, EPROM, EEPROM. ...

Distinguish between ROM, PROM, EPROM, EEPROM. Ans: ROM: It also called Read Only Memory is a Permanent Memory. The data is permanently stored and cannot be changed in Perm

Symbolic reasoning, An expert system also represents knowledge symbolica...

An expert system also represents knowledge symbolically as sets of symbols that stand for problem concepts. In AI jargon symbol is a string of characters that stands for

IA-32 support, In order to support IA-32 Itanium can switch in 32-bit mode ...

In order to support IA-32 Itanium can switch in 32-bit mode with special jump escape instructions. IA-32 instructions have been mapped to Itanium's functional units. But as Itanium

Hazard, how to calculate delay for hazard?

how to calculate delay for hazard?

Main features of TCP, The main features of TCP are: Reliability: TCP...

The main features of TCP are: Reliability: TCP makes sure that any data sent by a sender arrives at destination as it was sent. There can't be any data loss or change in the

Explain the term step-wise refinement, Explain the term step-wise refinemen...

Explain the term step-wise refinement. Ans:  Step Wise Refinement  Refinement is a method of elaboration. Here one starts with a statement of function that is described a

Can 8259 be interfaced with 8085 via the trap pin, I think yes...so if 8259...

I think yes...so if 8259 gives interrupt then it will be serviced instantly but since into pin is left hanging the insr bit will never be set...and so whenever any interrupt occurs

Exdplain instruction buffers, Instruction buffers For taking the comple...

Instruction buffers For taking the complete advantage of pipelining pipelines must be filled continuously. So instruction fetch rate must be matched with pipeline consumption r

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd