Instruction-execution cycle, Computer Engineering

Assignment Help:

Problem

(a) Using a labelled diagram of an Instruction-Execution cycle, describe how a CPU executes single machine instructions by referring to the five main operations.

(b) Differentiate between pipelined and non-pipelined processors.

(c) Using an example of your own, describe how a superscalar processor eliminates wasted cycles as compared to a conventional processor when executing multiple instructions at the same time.

(d) (i) Convert the numbers (12121)3 and (0.2143)8 to decimal. Display all workings.

(ii) What is the binary representation of hexadecimal number E5B6AED7?

(iii) Convert the floating number (78.375)10 to binary.

(e) During performance design, explain three factors that help in increasing the throughput of a system.

(f) The performance of a machine X for a given program is defined as: Performance (X) = 1 / Execution Time(X)

Provide that a machine A does a task in 20s while another machine B does the same task in 25s.

(i) What is the performance of each machine?

(ii) How much faster is A than B?

(iii) Is "performance" a meaningful metric?


Related Discussions:- Instruction-execution cycle

What are the properties of e-cash, What are the properties of E-cash? ...

What are the properties of E-cash? Properties: a. Monetary Value: It must be backed through either cash, bank –certified cashier’s cheque and authorized credit cards.

Operating systems, Consider the state transition diagram of Figure 3.9b . S...

Consider the state transition diagram of Figure 3.9b . Suppose that it is time for the OS to dispatch a process and that there are processes in both the Ready state and the Ready/S

State and prove demorgan's second theorem, State and prove Demorgan's secon...

State and prove Demorgan's second theorem   Proof: Demorgan's second theorem   = A‾ + B‾ The two sides of the equation here   = A‾ + B‾ is represented through the logic d

Determine the quivalence partitioning, Determine the quivalence Partitionin...

Determine the quivalence Partitioning? The division of domain data into dissimilar equivalence data classes is performed using Equivalence Partitioning. It is executed for redu

Dynamic address translation - computer architecture, Dynamic address transl...

Dynamic address translation :  If, when executing an instruction, a CPU fetches an instruction located at a specific virtual address, or fetches data from a particular virtual

What is read-only-memory, Q. What is Read-only-Memory? Read only memory...

Q. What is Read-only-Memory? Read only memory is an illustration of a Programmable Logic Device (PLD) it implies that binary information which is stored within a PLD is specifi

Conversion of base 10 to base 22 numerical system?, Hypothesis ... since th...

Hypothesis ... since the Hebrew language is a Numerical language meaning that each letter in their alphabet has a numerical value. I believe, that the Hebrew-language based on a r

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd