Indias parallel computers, Computer Engineering

Assignment Help:

Parallel Computers

In India, the design and development of parallel computers in progress in the early 80?s. The Indian Government recognized the Centre for Development of Advanced Computing (CDAC) in 1988 with the endeavor of building high-speed parallel machines. CDAC built and designed a 256 processors computer with INMOS T8000 series processors in 1991.  The other collection which developed parallel machines were at Centre for enlargement of Bhabha Atomic Research Centre, Telematics, Defence Research, Indian Institute for Sciences and Development Organization. The systems organized by these organizations are supposed to be the state of the art of parallel computers. It is generally decided that all the computers built by 2020 will be inherently parallel.

Next, we enumerate most important features of various generations of parallel systems developed in India.

Salient Features of PARAM series:

PARAM 8000 CDAC 1991:  INMOS 8000 transputer,256 Processor parallel computer as processing element. Peak concert of 1 Gigaflop. Application software weak.

PARAM 8600 CDAC 1994: PARAM 8000 better with Intel i860 vector microprocessor.  One vector processor for 4 INMOS 8000. Vectorized Fortran. Enhanced software for numerical applications.

 

PARAM 9000/SS CDAC 1996 : Used Sunsparc II processors and an interconnection switch made of INMOS transputers.

Important Features of MARK Series:

Flosolver Mark I NAL 1986: Used 4 Intel 8086 processors with 8087 co-processors. Proof of concept design.

Flosolver Mark II NAL 1988: 16 Intel 80386 processor and 80387 floating-point processor connected to Multibus II backplane bus for interprocessor communication. Used for solving fluid dynamics problems using Fortran.

Flosolver Mark III NAL 1991:  8 Intel i860 vector processors associated using message passing co-processor on a back plane bus. i860 were rated at 80 Mflops peak.  Fluid dynamics Codes(FDC) were optimized for the architecture.

Important Features of ANUPAM Series:

ANUPAM Model 1 BARC 1993: 8 Intel i860 processors connected to a Multibus II.Eight such clusters connected by using 16-bit SCSI interface. Used Front-end processor to assign responsibilities to the parallel computing cluster.  One parallel program at a time could be run.  Fortran environment.

ANUPAM Model 2 BARC 1997:  DEC Alpha processors associated by ATM switch in a cluster. DEC Unix environment.  High concert Fortran compiler to run data parallel programs.


Related Discussions:- Indias parallel computers

Define deadlock, Define deadlock? Deadlock is a condition, wherein proc...

Define deadlock? Deadlock is a condition, wherein processes never finish executing and system resources are tied up, preventing another job from beginning. A process requests r

Define synchronous bus, Define synchronous bus. Synchronous buses are t...

Define synchronous bus. Synchronous buses are the ones in which every item is transferred during a time slot(clock cycle) known to both the source and destination units. Synchr

Learning algorithm for multi-layered networks, Learning algorithm for multi...

Learning algorithm for multi-layered networks: Furthermore details we see that  if S is too high, the contribution from w i * x i is reduced. It means that t(E) - o(E) is mu

What is the cih, CIH, also known  as Chernobyl or Spacefiller, is a Microso...

CIH, also known  as Chernobyl or Spacefiller, is a Microsoft Windows computer virus which first emerged in 1998. It is one of the most damaging viruses, overwriting critical inform

What do you meant by a multimedia authoring system, Problem : a) What d...

Problem : a) What do you meant by a Multimedia Authoring System? b) Compare the verbose syntax to the dot syntax in Lingo. c) Explain each of the following terms: i) L

Mplement a second-order low-pass filter using the finite dif, you will impl...

you will implement a second-order low-pass filter using the finite difference method. The finite difference method is a useful mathematical method that is used to numerically solve

Allocation of bits among opcode and operand, Allocation of Bits among Opcod...

Allocation of Bits among Opcode and Operand The trade-off here is between numbers of bits of opcode vs. the addressing capabilities. An interesting development in this regard i

How can a shift register be used as a counter, What is a shift register? Ca...

What is a shift register? Can a shift register be used as a counter? If yes, explain how?     Ans: Shift Register: A register wherein data gets shifted towards left or right

Two independent mechanisms for controlling interrupt request, What are the ...

What are the two independent mechanisms for controlling interrupt request? At the device end, an interrupt enable bit in a control register verifies whether the device is permi

Define locality of reference, Define locality of reference? What are its ty...

Define locality of reference? What are its types?  During the course of implementation of a program memory references by the processor for both the instruction and the data ten

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd