Indias parallel computers, Computer Engineering

Assignment Help:

Parallel Computers

In India, the design and development of parallel computers in progress in the early 80?s. The Indian Government recognized the Centre for Development of Advanced Computing (CDAC) in 1988 with the endeavor of building high-speed parallel machines. CDAC built and designed a 256 processors computer with INMOS T8000 series processors in 1991.  The other collection which developed parallel machines were at Centre for enlargement of Bhabha Atomic Research Centre, Telematics, Defence Research, Indian Institute for Sciences and Development Organization. The systems organized by these organizations are supposed to be the state of the art of parallel computers. It is generally decided that all the computers built by 2020 will be inherently parallel.

Next, we enumerate most important features of various generations of parallel systems developed in India.

Salient Features of PARAM series:

PARAM 8000 CDAC 1991:  INMOS 8000 transputer,256 Processor parallel computer as processing element. Peak concert of 1 Gigaflop. Application software weak.

PARAM 8600 CDAC 1994: PARAM 8000 better with Intel i860 vector microprocessor.  One vector processor for 4 INMOS 8000. Vectorized Fortran. Enhanced software for numerical applications.

 

PARAM 9000/SS CDAC 1996 : Used Sunsparc II processors and an interconnection switch made of INMOS transputers.

Important Features of MARK Series:

Flosolver Mark I NAL 1986: Used 4 Intel 8086 processors with 8087 co-processors. Proof of concept design.

Flosolver Mark II NAL 1988: 16 Intel 80386 processor and 80387 floating-point processor connected to Multibus II backplane bus for interprocessor communication. Used for solving fluid dynamics problems using Fortran.

Flosolver Mark III NAL 1991:  8 Intel i860 vector processors associated using message passing co-processor on a back plane bus. i860 were rated at 80 Mflops peak.  Fluid dynamics Codes(FDC) were optimized for the architecture.

Important Features of ANUPAM Series:

ANUPAM Model 1 BARC 1993: 8 Intel i860 processors connected to a Multibus II.Eight such clusters connected by using 16-bit SCSI interface. Used Front-end processor to assign responsibilities to the parallel computing cluster.  One parallel program at a time could be run.  Fortran environment.

ANUPAM Model 2 BARC 1997:  DEC Alpha processors associated by ATM switch in a cluster. DEC Unix environment.  High concert Fortran compiler to run data parallel programs.


Related Discussions:- Indias parallel computers

Describe the architecture of electronic data exchange, Describe the Electro...

Describe the Electronic Data Exchange (EDI) architecture in brief. Electronic Data Interchange (EDI) may be generally easy to understand as the replacement of paper-based purch

What are the ways to create a new form, What are the ways to create a new f...

What are the ways to create a new form? You can make a new form in any of the following three ways: Using AutoForm: You can make a form based on a single table or query qui

What is write-through protocol, What is write-through protocol? For a w...

What is write-through protocol? For a write operation using write-through protocol during write-hit: The cache location and the major memory location are updated concurrently.

Communication displays and matrix, Communication displays give support in d...

Communication displays give support in determining the frequency of communication, whether congestion in message queues or not, volume and the type of patterns being communicated e

Produce a sequence diagram for the task add, This assignment is based on th...

This assignment is based on the 'Swansea Docklands Heritage Society' case study attached.  The assignment is the third of three related submissions, all based on the Swansea Dockla

Replacement policy - cache memories , Replacement policy: On a particul...

Replacement policy: On a particular cache miss we require to evict a line to build room for the new line "In an A-way set associative cache, we have A option of which block

Logical user-centered interactive design methodology, Question: Logical...

Question: Logical User-Centered Interactive Design Methodology is a methodology that identifies six clear stages to help in software development while keeping the user in mind.

What is paging unit, Paging Unit Paging mechanism functions with 4K -...

Paging Unit Paging mechanism functions with 4K - byte memory pages or with a new extension available to Pentium with 4M byte-memory pages. In the Pentium, with the new 4M-byt

Differentiate between exception and validation testing, Differentiate betwe...

Differentiate between exception and validation testing. - Validation testing is done to test the software in conformance to the needs specified. It aims to demonstrate that the

Displaying the towers of hanoi solution, Once you have a solution to the To...

Once you have a solution to the Towers of Hanoi problem, we want to improve the display of the solution. The details of the implementation are up to you. At a minimum, your impleme

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd