Importance of using module-instance parameter, Computer Engineering

Assignment Help:

Using Module-Instance Parameter:

Parameter values can be overridden while a module is instantiated. New parameter values are passed at the time of module instantiation. Top-level module can pass parameters.

//define top-level module

module top;

//instantiate two hello-world modules; pass new parameter values

hello-world #(l) wl; //pass value 1 to module wl

hello-world #(2) w2; //pass value 2 to module w2

endmodule

If multiple parameters are defined in module, during module instantiation they can be overridden by specifying new values in the same order as the parameter declarations in the module. If an overriding value isn't specified, default parameter declaration values are taken.

//define module with delays

module bus-master;

parameter delayl = 2;

parameter delay2 = 3;

parameter delay3 = 7;

...

...

Endmodule

 

//top-level module; instantiates two bus-master modules

module top;

//Instantiate the modules with new delay values

bus-master # (4, 5, 6) bl ( ) ; //bl : delayl = 4, delay2 = 5, delay3 = 6

bus-master # (9,4) b2 ( ) ; //b2: delayl = 9, delay2 = 4, delay3 = 7 (default)

endmodule

Module-instance,  parameter  value  assignment  is  a  very  useful  method  used  to  override  parameter values and to customize module instances.

 


Related Discussions:- Importance of using module-instance parameter

Advanced microprocessor, Write a program to mask bits D3D2D1D0 and to set ...

Write a program to mask bits D3D2D1D0 and to set bits D5D4 and to invert bits D7D6 of the AX register.

Major problems associated in writing with cache memories, Q. Major problems...

Q. Major problems associated in writing with cache memories? The data in main and cache memory can be written by processors or I/O devices. The major problems associated in wri

Explain in detail about register transfer language, We have multiple instan...

We have multiple instances in RTL (Register Transfer Language), do you do anything special during synthesis stage? Whereas writing RTL(Register Transfer language),say in Verilo

Project, write a programme to simulate a train station to automate

write a programme to simulate a train station to automate

Explain recursive descent parsing, Explain Recursive Descent Parsing It...

Explain Recursive Descent Parsing It is a top down parsing with no backtracking. This parsing method uses a set of recursive processes to perform parsing. Most important advant

What are the event key words in interactive reporting, What are the event k...

What are the event key words in interactive reporting? Event Keyword                                                 Event AT LINE-SELECTION         Moment at which the u

Name the four steps in pipelining, Name the four steps in pipelining. F...

Name the four steps in pipelining. Fetch  : Read the instruction from the memory. Decode : Decode the instruction and get the source operand. Execute : Perform the operat

Concept of pipelining, Describe the concept of pipelining. Ans: Pipeli...

Describe the concept of pipelining. Ans: Pipelining is the means of executing machine instructions concurrently. This is the effective way of organizing concurrent activity in

Design a mod-5 synchronous counter using J-Kflip-flops, What are synchronou...

What are synchronous counters? Design a Mod-5 synchronous counter using J-K Flip-Flops. Ans. Synchronous Counters : It means that all flip-flops are clocked concurrently. T

What are the advantages of store program control, What are the Advantages o...

What are the Advantages of store program control (I) Easy to maintain (II) Easy to control (III) Wide range of services can be provided to customers (IV) Flexible

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd