Implementing protection with virtual memory, Computer Engineering

Assignment Help:

Implementing Protection with Virtual Memory - computer architecture:

To enable the operating system to implement protection in the VM system, the HW have to:

I. Support at least 2 modes that denoted whether the running process is a user process (executive process) or an operating system process (kernel/supervisor process).

II. Provide a part ion of the CPU state that a user process may read but not write (includes supervisor mode bit).

  • Provide mechanism where the CPU may go from user mode to supervisor mode (accomplished by a system call exception) and vice versa (return from exception instruction).

o   Only operating system process may change page tables. Page tables are held in operating system address space thereby preventing a user procedure from changing them. 

o   When processes desire to share information in a restricted way, the OS have to assist them.

o   The write access bit (in both the TLB and the page table) can be used to limit the sharing to only read sharing.

 


Related Discussions:- Implementing protection with virtual memory

#title.sequential circuit, design modulo 12 up synchronous counter using t ...

design modulo 12 up synchronous counter using t flip flop

Storage technology, Storage Technology: In the previous section, the, ...

Storage Technology: In the previous section, the, recent innovations relating to the processing aspects of computer technology were discussed briefly. In considering some of t

What is the accessibility testing, Accessibility testing for web sites is a...

Accessibility testing for web sites is a service that can give much more than the standard point-by-point testing methods of most automated services.

What are compilers and interpreters, What are compilers and interpreters? ...

What are compilers and interpreters? Compiler and Interpreter: These are two types of language translators. A compiler changes the source program (user-written program) int

NachoS, Can I get the scheduling code for NachOS?

Can I get the scheduling code for NachOS?

Translation look aside buffer - computer architecture, Translation Look asi...

Translation Look aside Buffer :    A TLB is a cache that holds only page table mapping If there is no matching entry in the TLB for a page ,the page table have to

Perform binary subtraction on following, Q Perform Binary Subtraction on fo...

Q Perform Binary Subtraction on following: 1) 1101-1000 2) 111.11-101.1 3) 1101.1-1010.01 Q Perform Binary Multiplication & Division on following: 1) 16*2.75 2) 1

Define the register length, Q. Define the Register Length? Register Le...

Q. Define the Register Length? Register Length: Asignificant characteristic related to registers is length of a register. Generally the length of a register is dependent on it

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd