Implementation of a simple arithmetic, Computer Engineering

Assignment Help:

Q. Implementation of a Simple Arithmetic?

So, by now we have concerned how logic and arithmetic micro-operations can be applied individually. If we combine these 2 circuits along with shifting logic then we may have a possible simple structure of ALU. Basically ALU is a combinational circuit whose inputs are contents of specific registers. ALU performs desired micro-operation as decided by control signals on input and places results in an output or destination register. Whole operation of ALU can be performed in a single clock pulse as it's a combinational circuit. Shift operation can be performed in a separate unit however sometimes it can be made as a part of overall ALU. The following diagram gives a simple structure of one stage of an ALU. 

2018_Implementation of a Simple Arithmetic.png

One stage of ALU with shift capability

Please note that in this diagram we have given reference to two previous figures for arithmetic and logic circuits. This phase of ALU has two data inputs; the ith bits of registers to be manipulated. But the (i - 1)th or (i+1)th bit is also fed for case of shift micro-operation of only one register. There are 4 selection lines that determine what micro-operation (arithmetic, logic or shift) on the input. The Fi is resultant bit after desired micro-operation. Let's see how value of Fi changes on the foundation of four select inputs. This is displayed in Figure below:

Please note that in Figure below arithmetic micro-operations have both S3 and S2 bits as zero. Input Ci is significant for only arithmetic micro-operations. For logic micro-operations S3, S2 values are 01. Values 10 and 11 cause shift micro-operations.

For this shift micro-operation S1 and S0 values and Ci values don't play any role. 

950_Implementation of a Simple Arithmetic1.png

Figure: Micro-operations performed by a Sample ALU


Related Discussions:- Implementation of a simple arithmetic

How many two-input AND and OR gates are required to realize , How many two-...

How many two-input AND and OR gates are required to realize Y=CD+EF+G ? Ans. Y=CD+EF+G No. of two i/p AND gates=2 No. of two i/p OR gates = 2 One OR gate to OR CD and EF

Explain sequential sharing, Explain Sequential sharing. Sequential s...

Explain Sequential sharing. Sequential sharing: In this technique of sharing, a file can be shared through only one program at a time, it is file accesses by P1 and P2 are

Explain about cathode ray tubes, Q. Explain about Cathode Ray Tubes? Ca...

Q. Explain about Cathode Ray Tubes? Cathode ray tube is the major technology on that televisions and monitors have been based.  CRT is a partially evacuated glass tube which is

Explain e-mail gateways, Explain E-mail gateways. Email using SMTP work...

Explain E-mail gateways. Email using SMTP works better while both the sender and the receiver are on the Internet and can support TCP connections among sender and receiver. Tho

What is assembly language, What is assembly language? Assembly languag...

What is assembly language? Assembly language : It is a family of low-level language for microprocessors, programming computers, microcontrollers etc. All are implement a symbo

Example of weight training calculations, Example of Weight training calcula...

Example of Weight training calculations: Through having calculated all the error values associated with such each unit like hidden and output then we can now transfer this inf

What is the difference between activity and sequence diagram, The following...

The following are the difference among Activity and Sequence Diagrams: A sequence diagram represents the way of processes implement in a sequence. For example, the order of op

Compare hypertext versus hypermedia, Compare hypertext versus hypermedia.  ...

Compare hypertext versus hypermedia.  Hypertext is basically similar as regular text - it can be stored, read, searched, or edited - with a significant except ion: hyper text h

Decision tree learning, Decision Tree Learning: Furthermore there is s...

Decision Tree Learning: Furthermore there is specified in the last lecture such as the representation scheme we choose to represent our learned solutions and the way that we l

Describe set-associative mapping, Q. Describe Set-Associative Mapping? ...

Q. Describe Set-Associative Mapping? A third type of cache organization known as set-associative mapping is an improvement on direct mapping organization in that every word of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd