Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Implementation of a Simple Arithmetic?
So, by now we have concerned how logic and arithmetic micro-operations can be applied individually. If we combine these 2 circuits along with shifting logic then we may have a possible simple structure of ALU. Basically ALU is a combinational circuit whose inputs are contents of specific registers. ALU performs desired micro-operation as decided by control signals on input and places results in an output or destination register. Whole operation of ALU can be performed in a single clock pulse as it's a combinational circuit. Shift operation can be performed in a separate unit however sometimes it can be made as a part of overall ALU. The following diagram gives a simple structure of one stage of an ALU.
One stage of ALU with shift capability
Please note that in this diagram we have given reference to two previous figures for arithmetic and logic circuits. This phase of ALU has two data inputs; the ith bits of registers to be manipulated. But the (i - 1)th or (i+1)th bit is also fed for case of shift micro-operation of only one register. There are 4 selection lines that determine what micro-operation (arithmetic, logic or shift) on the input. The Fi is resultant bit after desired micro-operation. Let's see how value of Fi changes on the foundation of four select inputs. This is displayed in Figure below:
Please note that in Figure below arithmetic micro-operations have both S3 and S2 bits as zero. Input Ci is significant for only arithmetic micro-operations. For logic micro-operations S3, S2 values are 01. Values 10 and 11 cause shift micro-operations.
For this shift micro-operation S1 and S0 values and Ci values don't play any role.
Figure: Micro-operations performed by a Sample ALU
Consider the Hire Assistant problem. We interview n candidates and always hire the best qualified so far. Let n = 5 for our example. Find the probabilities that we hire exactly 1 t
Q. What is Rambus DRAM? RDRAM which was developed by Rambus has been adopted by Intel for its Pentium and Itanium processors. It has become main competitor to SDRAM. RDRAM chip
Reduce the following equation using k-map Y = BC‾D‾ + A‾BC‾D + ABC‾D + A‾BCD + ABCD Ans. Multiplying the first term with (A+A') Y = A'BC'D' + ABC'D' + A'BC'D + ABC'D + A'BCD +
Q. Explain about Hyper-threading? Non threaded program instructions are executed in a single order at a time until the program completion. Presume a program have four tasks nam
Q. Advantages of using clusters? Parallel and distributed applications Decreased turnaround time Balanced loads Utilization of more powerful hosts Access to
What is known as multiphase clocking? When edge-triggered flip flops are not used, two or more clock signals may be required to guarantee proper transfer of data. This is calle
Question: (a) Explain the three categories of design patterns. Give two examples from each category. (b) When describing a pattern what is the purpose of "The Intent", an
What is a recursively enumerable language? The languages that is accepted by TM is said to be recursively enumerable (r. e) languages. Enumerable means that the stri
What are the characteristics of digital ICs used to compute their performance? Ans: Characteristics of Digital Integrated Circuits 1. Speed of operation: The Speed o
What is the use of the statement Leave to List-processing? Leave to List-processing statement is used to make a list from a module pool. Leave to list processing statement per
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd