Illustration to demonstrate design of sequential circuits, Computer Engineering

Assignment Help:

Q. Illustration to demonstrate design of sequential circuits?

Let us take an illustration to demonstrate above process. Suppose we want to design 2-bit binary counter employing D flip-flop. Circuit goes through repeated binary states 00, 01, 10 and 11 whenever external input X = 1 is applied. State of circuit won't change when X = 0. State table and state diagram for this is displayed in figure. Although how do we make the state diagram? Please note number of flip-flops- 2 in our illustration as we are designing 2 bits counter. Different states of two bit input will be 00 01 10 and 11.  These are displayed in circle. The arrow denotes transitions on an input value X.  For illustration when counter is in state 00 and input value X=0 happens counter remains in 00 state.  Therefore loop back on X= 0.  But on encountering X=1 counter moves to state 01.  Similarly in all other states similar transition happen.  For making state table consider excitation table of D flip-flop given in figure (c).

Present state of two flip-flops and subsequent states of flip-flops are put into the table with any input value.  For illustration if present state of flip-flops is 01 and input value is 1 then counter will move to state 10.  Notice these values in fourth row of values in state table (figure (a) Or we can write as below:

582_Illustration to demonstrate design of sequential circuits.png

This denotes flip-flop A has moved from state clear to set. As we are constructing the counter using D flip-flop the main question is what would be input DA value of A flip-flop which allows this transition which  is Q(t) = 0 to Q(t+1) =1 possible for A flip flop.  On checking excitation table for D Flip-flop we find value of D input of a flip-flop (known as DA in this illustration) would be 1.  Similarly B flip-flop have a transition Q(t) = 1 to Q(t+1)=0 so DB, would be 0.  Therefore notice the values of flip-flop inputs DA and DB. (Row 3).


Related Discussions:- Illustration to demonstrate design of sequential circuits

Combined parallel work-sharing constructs, Q. Combined Parallel Work-sharin...

Q. Combined Parallel Work-sharing Constructs? Combined parallel work sharing constructs are shortcuts for specifying a work sharing construct nested instantaneously in a parall

Are there any special rules about inlining, Are there any special rules abo...

Are there any special rules about inlining? Yes, there are some rules about inlining - a.) Any source files which used inline function should contain function's definition.

What is a microinstruction, What is a microinstruction? Each word in co...

What is a microinstruction? Each word in control memory having within it a microinstruction.  The microinstruction specifies one or more micro-operations for the system.  A seq

What types of data entry services do you perform, What types of data entry ...

What types of data entry services do you perform? Our business is to understand what data you require entered and in what particular format. After an initial analysis is perfor

Can you tell me some of system tasks and their purpose, Can you tell me som...

Can you tell me some of system tasks and their purpose? $display, $displayb, $displayh, $displayo, $write, $writeb, $writeh, $writeo. The most useful of these is $display. T

Define data path, Define data path. The registers, the ALU, and the int...

Define data path. The registers, the ALU, and the interconnecting bus are collectively referred to as the data path.

Differences between inter statement and intra statement, Differences betwee...

Differences between inter statement and intra statement delay? //define register variables reg a, b, c; //intra assignment delays initial begin a = 0; c = 0;

IEEE802, 1. (a) Given a baseband bus with station 1 located at 10m, station...

1. (a) Given a baseband bus with station 1 located at 10m, station 2 located at 1000m, and station 3 located at 1010 meters (see diagram above). If the data rate of the bus is 10 M

What is link destruction, What is link destruction? Link destruction is...

What is link destruction? Link destruction is inverse of link creation. When a link is destroyed makes sure the associated objects accessible by other handles or intentionally

How debugger works internally, Whenever we compile with -g option, it will ...

Whenever we compile with -g option, it will make a symbol table, and according that table for every function and line it will call ptrace.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd