Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Illustration of parallel programming environments?
Let's discuss illustrations of parallel programming environments of Intel paragaon XP/S and Cray Y-MP software.
The Cray Y-MP system operates with UNICOS operating system. It has 2 FORTRAN compilers CFT and CFT 77 for automatic vector code generation. The system software has huge library of routines, debugging aids, program management utilities as well as assembler UNICOS which is written in C. It supports vectorizing, optimizing, concurrentising facilities for FORTRAN compilers as well as has vetorizing and optimizing C compiler. The Cray Y-MP has three multitasking/multiprocessing methods namely (i) Macrotasking, (ii) microtasking, (iii) autotasking. It has a subroutine library comprising numerous utilities, high performance subroutines along with scientific and math routines.
The Intel Paragaon XP/S system is extension of Intel iPSC/860 as well as Delta systems and it is a scalable in addition mesh connected multicompiler that is applied in distributed memory system.
The processors which for nodes of system are 50 MHz i860 XP Processors. In addition it uses distributed UNIX based OS technology. The languages supported by Paragaon comprise C, C++, ADA and Data Parallel Fortran. The tools for integration involve FORGE and Cast parallelisation tools. The programming environment involves an Interactive Parallel Debugger (IPD).
Write a pseudocode for a program that accepts 10 numbers from a user and calculates the sum of all the numbers entered that are greater than or equal to 10.
Three dissimilar types of convergences are: 1. The convergence of e-commerce and wireless technology 2. The Convergence of E-Commerce and IP Business-Grade Messaging 3
What is a Deadlock? Deadlock is a situation, in that processes never complete executing and system resources are tied-up, preventing another job form starting. If the resou
What are instruction hazards? The pipeline might also be stalled because of a delay in the availability of an instruction. For instance, this may be a result of a miss in the c
Types of Pipelines: Instructional pipeline It is used where different stages of an instruction fetch and execution take place in a pipeline. Arithmetic pipeline
Give the formula for the average access time experienced by the processor in a system with 2 levels of caches. Ans: Formula is for the average access time experienced by the pr
The implementation of a (non-recursive) binary search of an array. The assumption is that a given array is sorted. We want to see if a particular value, that we'll call the target
Loop Level This is one more level of parallelism where iterative loop instructions can be parallelized. Fine Granularity size is used at this level also. Simple loops in a
Q. Describe Message Passing Model? In message-passing model there be a set of tasks which employ their own local memories at the time of computation. Many tasks may inhabit on
As an advocate of CISC architecture to RISC architecture, what are the merits and demerits of CISC to RISC architecture
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd