Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Illustrate the Cache Memory Operation?
It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction or data) a check is made to decide if word is in cache. If so that word is delivered to CPU from cache. If not then a block of main memory comprising some fixed number of words including requested word is read in the cache and then requested word is delivered to CPU. Due to the feature of locality of reference when a block of memory word is fetched in cache to satisfy a single memory reference it is expected that there will soon be references to other words in that block. Which is the next time CPU attempts to read a word it's very probable that it finds it in cache and saves time required to read word from main memory.
Various computer systems are designed to have two separate cache memories known as data cache and instruction cache. Instruction cache is used for storing program instruction and data cache is used for storing data. This allows faster identification of availability of accessed word in cache memory as well as it helps in further improving processor speed. Several computer systems are also designed to have multiple levels of caches (like level one and level two caches generally referred to as L1 and L2 caches). L1 cache is smaller than L2 cache and is used to store more often accessed data/instruction as compared to those in L2 cache.
Need of CISC CPU - computer architecture: Why is Intel spending money and time to manufacture the Pentium II and the Pentium III? The answer of this question is simple, ba
Problem: a) Most RMI and RPC systems expect to be supported by the "Request-Reply Protocol". Describe what "Request-Reply Protocol" is. b) Describe the invocation semantics
What are the various mechanisms for implementing I/O operations? a) Program controlled I/O b) Interrupts c) DMA
How does CPU know that an interrupt has taken place? There needs to be a line or a register or status word in CPU which can be increased on occurrence of interrupt situation.
Q. Addressing Relationship for Main Memory and Cache? In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted i
Define user mode and Kernel mode Kernel is a private mode in that no limitation is imposed on the kernel of system. Kernel may be use all the information of the processor, oper
Once a finite state automaton (FSA) is designed, its transition diagram can be translated in a straightforward manner into program code. However, this translation process is consid
Q. Convert the following BINARY numbers into HEXADECIMAL, double check by converting the result HEXADECIMAL to BINARY. a) 1101.0110 b) 1011.11010 c) 11110.01011
I tried to run two of the applets in the examples directory of the distribution? Ans) I tried to run two of the applets in the example directory of the distribution. I instal
Q. What is the impact of overflow for binary numbers? An overflow is said to have happened when sum of two n digits number takes n+ 1 digits. This definition is perfectly appli
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd