Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Illustrate the Cache Memory Operation?
It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction or data) a check is made to decide if word is in cache. If so that word is delivered to CPU from cache. If not then a block of main memory comprising some fixed number of words including requested word is read in the cache and then requested word is delivered to CPU. Due to the feature of locality of reference when a block of memory word is fetched in cache to satisfy a single memory reference it is expected that there will soon be references to other words in that block. Which is the next time CPU attempts to read a word it's very probable that it finds it in cache and saves time required to read word from main memory.
Various computer systems are designed to have two separate cache memories known as data cache and instruction cache. Instruction cache is used for storing program instruction and data cache is used for storing data. This allows faster identification of availability of accessed word in cache memory as well as it helps in further improving processor speed. Several computer systems are also designed to have multiple levels of caches (like level one and level two caches generally referred to as L1 and L2 caches). L1 cache is smaller than L2 cache and is used to store more often accessed data/instruction as compared to those in L2 cache.
FACSIMILE : This is often known as 'fax' and it represents the interface between reprographic and computer technology. By using fax, the contents of a sheet of paper (text or illu
about nano memory
Draw an expression tree for the string. f + (x+y) *((a+b)/(c-d)). Indicate the register requirement for each node and list out the evaluation order for the expression tree. For
Canonical Genetic Algorithm: In such a scenario with all search techniques there one of the first questions to ask along with GAs is how to define a search space that is actua
Which objects are independent transport objects? Domains, Data elements, Tables, Technical settings for tables, Secondary indexes for transparent tables, Structures, Views, Ma
Q. Explain about Multi tasking environment? Multi tasking uses parallelism by: 1) Pipelining functional units are pipe line mutually 2) Simultaneously employing multiple
What is a half-adder? Explain a half-adder with the help of truth-table and logic diagram. Ans. Half Adder: It is a logic circuit for the addition of two 1-bit numbers is term
An exchange uses a -40 V battery to drive subscriber lines. A resistance of 250 ohms is placed in series with the battery to protect it from short circuits. The subscribers are req
In a DTMF phone, digits are represented by: (A) Orthogonal frequencies. (B) Orthogonal Phases. (C) Orthogonal codes. (D) Orthogonal pulses. Ans: Di
why they are essential in a bus oriented system? Ans) In a multiplexed bus system, many devices are linked to a common bus. If 2 or more devices attempt to use the bus at the si
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd