Illustrate the cache memory operation, Computer Engineering

Assignment Help:

Q. Illustrate the Cache Memory Operation?

It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction or data) a check is made to decide if word is in cache. If so that word is delivered to CPU from cache. If not then a block of main memory comprising some fixed number of words including requested word is read in the cache and then requested word is delivered to CPU. Due to the feature of locality of reference when a block of memory word is fetched in cache to satisfy a single memory reference it is expected that there will soon be references to other words in that block. Which is the next time CPU attempts to read a word it's very probable that it finds it in cache and saves time required to read word from main memory.

Various computer systems are designed to have two separate cache memories known as data cache and instruction cache. Instruction cache is used for storing program instruction and data cache is used for storing data. This allows faster identification of availability of accessed word in cache memory as well as it helps in further improving processor speed.  Several computer systems are also designed to have multiple levels of caches (like level one and level two caches generally referred to as L1 and L2 caches). L1 cache is smaller than L2 cache and is used to store more often accessed data/instruction as compared to those in L2 cache.

409_Illustrate the Cache Memory Operation.png


Related Discussions:- Illustrate the cache memory operation

What are the graphics adapters, Graphics adapters: Video card converts...

Graphics adapters: Video card converts digital output from computer into an analog video signal and transmits the signal through a cable to monitor also known as a graphics ca

Binary, 8:1 Mux for a given function, f=S (0, 1,5,7,9, 13)..

8:1 Mux for a given function, f=S (0, 1,5,7,9, 13)..

Non-uniform memory access model (numa), Non-Uniform Memory Access Model (NU...

Non-Uniform Memory Access Model (NUMA) In shared memory multiprocessor systems, local memories can be joined with every processor. The group of every local memories form the gl

Pvm communication model, Q. PVM communication model? A nonblocking rece...

Q. PVM communication model? A nonblocking receive as soon as returns with either data or a flag that data hasn't arrived while a blocking receive returns only when data is in r

Explain fundamental models of inter process communication, Explain the two ...

Explain the two fundamental models of inter process communication. Two kinds of message passing system are given as: (a) Direct Communication : Along with direct communicat

Difference between search and search all, SEARCH is a sequential search fro...

SEARCH is a sequential search from the starting of the table. SEARCH ALL is a binary search, continually dividing the table in two halves until a match is found. SEARCH ALL is more

Describe collective communications, Q. Collective Communications? A num...

Q. Collective Communications? A number of message-passing systems allow communication involving more than two processors. Such type of communication can be known as collective

Illustrate the purchase consummation activity, Illustrate the Purchase Cons...

Illustrate the Purchase Consummation activity? Purchase Consummation: This model lists three activities in the purchase consummation phase: • Receipt of product. • Pl

Design a 3-bit counter using sequential logic, Q. Design a 3-bit counter us...

Q. Design a 3-bit counter using sequential logic with following counting sequence using JK- flip-flops which counts the sequence 0, 3, 2, 7, 5 and repeat.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd