Illustrate organisation of dram chip, Computer Engineering

Assignment Help:

Q. Illustrate Organisation of DRAM Chip?

The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Memory array in this organisation is a square array which is (2048 × 2048) words of 4 bits each.

Every element that consists of 4 bits of array is connected by horizontal row lines and vertical column lines. Horizontal lines are connected to select input in a row while vertical line is connected to output signal through a sense amplifier or data in signal by data bit line driver. Please note that selection of input from this chip needs:

  • Row address selection specifying present address values A0 to A10 (11 address lines only). For the rows it is stored in row address buffer by decoder.
  • Row decoder selects required row.
  • Column address buffer is loaded with column address values that are also applied to through A0 to A10 lines only. Please note these lines must contain values for column.
  • This job will be done by a change in external signal R¯A¯S¯ (Row address Strobe) since this signal is high at rising edge of clock.
  • C¯A¯S¯ (Column address Strobe) causes column address to be loaded with these values.
  • Every column is of 4 bits which is those need 4 bit data lines from input/output buffer. On memory write operation data in bit lines being activated while on read sense lines being triggered.
  • This chip needs 11 address lines (in place of 22), 4 data in and out lines and other control lines.
  • As there are 11 row address lines as well as 11 column address lines and every column is of 4 bits so size of chip is 211 × 211 ×4 = 2048 × 2048 ×4 = 16 mega bits. On increasing address lines from 11 to 12 we have 212 × 212 ×4 = 64 mega bits which are an increase of a factor of 4. So possible sizes of such chips can be 16K, 256K, 1M, 4M, 16M and so on.
  • Refreshing of chip is done periodically using a refresh counter. One simple scheme of refreshing may be to disable read-write for some time and refresh all rows one by one.

761_What is Dynamic Random Access Memory.png


Related Discussions:- Illustrate organisation of dram chip

Design a mod-5 synchronous counter using J-Kflip-flops, What are synchronou...

What are synchronous counters? Design a Mod-5 synchronous counter using J-K Flip-Flops. Ans. Synchronous Counters : It means that all flip-flops are clocked concurrently. T

What is the disadvantage of strobe method, What is the  disadvantage of st...

What is the  disadvantage of strobe  method. The drawbacks of strobe method are that the source unit that show the transfer has no way of knowing whether the destination unit h

Explain about subsystem and object of object oriented, Explain about subsys...

Explain about subsystem and object of object oriented modeling A subsystem is a grouping of elements of that constitutes a specification of behaviour offered by other contained

Explain the working of a demultiplexer, Explain the working of a demultiple...

Explain the working of a demultiplexer with the help of an example. Ans: 1:4 Demultiplexer: Fig.(a) demonstrates the logic circuit of a 1:4 demultiplexer. This has two NOT

Associativity of connectives - artificial intelligence, Associativity of Co...

Associativity of Connectives: In order to tell us brackets are useful when to perform calculations in arithmetic and when to evaluate the truth of sentences in logic. Imagine w

What is electronic cash, What is electronic cash? E-cash is cash that i...

What is electronic cash? E-cash is cash that is demonstrated by two models. One is on-line type of e-cash that allows for the completion of all kinds of internet transactions.

What is the use of status command, What is the use of status command, data ...

What is the use of status command, data output command, and data input command. A status command is used to test a variety of status conditions in the interface and the periphe

Binary resolution - artificial intelligence, Binary Resolution: We look...

Binary Resolution: We looked at unit resolution (a propositional inference law) in the last lecture: A ∨ B,   ¬B /A We may have this a bit further to propositional bin

What is locking, What is Locking? When two users at the same time atte...

What is Locking? When two users at the same time attempt to access the similar data record, this is synchronized by a lock mechanism

Explain latex in matlab, Matlab already handles naturally easy LaTeX encodi...

Matlab already handles naturally easy LaTeX encodings that permit introducing Greek lettters or modifying the font size and appearance in plots.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd