Illustrate organisation of dram chip, Computer Engineering

Assignment Help:

Q. Illustrate Organisation of DRAM Chip?

The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Memory array in this organisation is a square array which is (2048 × 2048) words of 4 bits each.

Every element that consists of 4 bits of array is connected by horizontal row lines and vertical column lines. Horizontal lines are connected to select input in a row while vertical line is connected to output signal through a sense amplifier or data in signal by data bit line driver. Please note that selection of input from this chip needs:

  • Row address selection specifying present address values A0 to A10 (11 address lines only). For the rows it is stored in row address buffer by decoder.
  • Row decoder selects required row.
  • Column address buffer is loaded with column address values that are also applied to through A0 to A10 lines only. Please note these lines must contain values for column.
  • This job will be done by a change in external signal R¯A¯S¯ (Row address Strobe) since this signal is high at rising edge of clock.
  • C¯A¯S¯ (Column address Strobe) causes column address to be loaded with these values.
  • Every column is of 4 bits which is those need 4 bit data lines from input/output buffer. On memory write operation data in bit lines being activated while on read sense lines being triggered.
  • This chip needs 11 address lines (in place of 22), 4 data in and out lines and other control lines.
  • As there are 11 row address lines as well as 11 column address lines and every column is of 4 bits so size of chip is 211 × 211 ×4 = 2048 × 2048 ×4 = 16 mega bits. On increasing address lines from 11 to 12 we have 212 × 212 ×4 = 64 mega bits which are an increase of a factor of 4. So possible sizes of such chips can be 16K, 256K, 1M, 4M, 16M and so on.
  • Refreshing of chip is done periodically using a refresh counter. One simple scheme of refreshing may be to disable read-write for some time and refresh all rows one by one.

761_What is Dynamic Random Access Memory.png


Related Discussions:- Illustrate organisation of dram chip

Explain about candidate check, The process which is underlined throughout t...

The process which is underlined throughout the check of base data is called as candidate check. When performing candidate check performance varies either towards the positive side

Stack overflow causes, Stack overflow causes   (A) Hardware interrupt. ...

Stack overflow causes   (A) Hardware interrupt.  (B) External interrupt.  (C) Internal interrupt.   (D) Software interrupt. Stack overflow occurs whereas execution

Weka uses a gaussian - radial basis function, A data set with 1000 rows is ...

A data set with 1000 rows is input to a neural network in Weka. The test option is set to 10-fold cross validation and the neural network option validationSetSize = 20%. How many r

Explain the differences of casex and casez, Explain the differences of case...

Explain the differences of casex and casez over the case statement? casex operator has to be used when both high impedance value (z) and unknown (x) in any bit  has  to  be  t

Explain the process of theory driven discovery, Question 1 Explain brie...

Question 1 Explain briefly the process of matching production rules against working memory 2 Explain Simplification, Conjunction and Transportation in propositional logic by

Perfect fundamental logic - artificial intelligence, Perfect fundamental lo...

Perfect fundamental logic - artificial intelligence: However, while it's theoretically  possible to do definite intelligent things (like prove some easy mathematics theorems a

Define a console-program to make an array of integers, Define a console-pro...

Define a console-program to make an array of integers. Initialize the array and assign the values in array. Describe a method to pass the array and alter array elements. show array

What is use case and use case diagram, What is use case and use case diagra...

What is use case and use case diagram? A use case is a coherent piece of functionality that a system can give by interacting with actors. Use case includes one or more actors a

Show typical microprocessor system architecture, Q. Show typical microproce...

Q. Show typical microprocessor system architecture? A microprocessor system bus consists of three physical buses: the address bus, the data bus, and the control bus. The types

Calculate the shortest distance using minimum spanning tree, Does the minim...

Does the minimum spanning tree of a graph give the shortest distance between any 2 specified nodes? No. The Minimal spanning tree makes sure that the total weight of the tree i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd