Illustrate organisation of dram chip, Computer Engineering

Assignment Help:

Q. Illustrate Organisation of DRAM Chip?

The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Memory array in this organisation is a square array which is (2048 × 2048) words of 4 bits each.

Every element that consists of 4 bits of array is connected by horizontal row lines and vertical column lines. Horizontal lines are connected to select input in a row while vertical line is connected to output signal through a sense amplifier or data in signal by data bit line driver. Please note that selection of input from this chip needs:

  • Row address selection specifying present address values A0 to A10 (11 address lines only). For the rows it is stored in row address buffer by decoder.
  • Row decoder selects required row.
  • Column address buffer is loaded with column address values that are also applied to through A0 to A10 lines only. Please note these lines must contain values for column.
  • This job will be done by a change in external signal R¯A¯S¯ (Row address Strobe) since this signal is high at rising edge of clock.
  • C¯A¯S¯ (Column address Strobe) causes column address to be loaded with these values.
  • Every column is of 4 bits which is those need 4 bit data lines from input/output buffer. On memory write operation data in bit lines being activated while on read sense lines being triggered.
  • This chip needs 11 address lines (in place of 22), 4 data in and out lines and other control lines.
  • As there are 11 row address lines as well as 11 column address lines and every column is of 4 bits so size of chip is 211 × 211 ×4 = 2048 × 2048 ×4 = 16 mega bits. On increasing address lines from 11 to 12 we have 212 × 212 ×4 = 64 mega bits which are an increase of a factor of 4. So possible sizes of such chips can be 16K, 256K, 1M, 4M, 16M and so on.
  • Refreshing of chip is done periodically using a refresh counter. One simple scheme of refreshing may be to disable read-write for some time and refresh all rows one by one.

761_What is Dynamic Random Access Memory.png


Related Discussions:- Illustrate organisation of dram chip

Explain parsing techniques, Explain any three parsing techniques. Follo...

Explain any three parsing techniques. Following are three parsing techniques: Top-down parsing: This parsing can be viewed as an attempt to get left-most derivations of an

How exceptions are handled in java, How exceptions are handled in java? ...

How exceptions are handled in java? Exception handing In Java: A java exception is an object which describes an exceptional condition which has occurred in a piece of code.

Open system interconnection networking model, Q. Open System Interconnectio...

Q. Open System Interconnection Networking Model? An open system is a model which allows any two different systems to communicate regardless of their underlying architecture. Th

State the importance of CRT monitor, State the importance of CRT monitor ...

State the importance of CRT monitor CRT is considered to be one of the most important component because the quality of displayed image influences the perception of generated de

Graph has a minimum spanning tree already computed, Assume that a graph has...

Assume that a graph has a minimum spanning tree already computed.  How fastly can the minimum spanning tree be updated if a new vertex and incident edges are added to G? If the

Evaluation function - canonical genetic algorithm, Evaluation function - ca...

Evaluation function - canonical genetic algorithm: However note that this termination check may be related or the same as the evaluation function - that discussed later - but

Which instruction is use in each process before proceeding, Before proceedi...

Before proceeding with its execution, each process must acquire all the resources it needs is called ? Ans. Hold and Wait is requires in each process should acquire all the res

Explain the term - restating the requirements, Restating the Requirements ...

Restating the Requirements To have clarity of analytical model of system you must state requirements specific performance constraints with optimization criteria in one documen

Approaches for development of information systems, Q. Approaches for develo...

Q. Approaches for development of information systems? Numerous approaches are available for development of Information Systems. They are as below: • Model Driven: It put e

What is public, * Public, protected and private are 3 access specifier in C...

* Public, protected and private are 3 access specifier in C++. * Public data members and member functions are accessible outside the class. * Protected data members and memb

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd