Illustrate organisation of dram chip, Computer Engineering

Assignment Help:

Q. Illustrate Organisation of DRAM Chip?

The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Memory array in this organisation is a square array which is (2048 × 2048) words of 4 bits each.

Every element that consists of 4 bits of array is connected by horizontal row lines and vertical column lines. Horizontal lines are connected to select input in a row while vertical line is connected to output signal through a sense amplifier or data in signal by data bit line driver. Please note that selection of input from this chip needs:

  • Row address selection specifying present address values A0 to A10 (11 address lines only). For the rows it is stored in row address buffer by decoder.
  • Row decoder selects required row.
  • Column address buffer is loaded with column address values that are also applied to through A0 to A10 lines only. Please note these lines must contain values for column.
  • This job will be done by a change in external signal R¯A¯S¯ (Row address Strobe) since this signal is high at rising edge of clock.
  • C¯A¯S¯ (Column address Strobe) causes column address to be loaded with these values.
  • Every column is of 4 bits which is those need 4 bit data lines from input/output buffer. On memory write operation data in bit lines being activated while on read sense lines being triggered.
  • This chip needs 11 address lines (in place of 22), 4 data in and out lines and other control lines.
  • As there are 11 row address lines as well as 11 column address lines and every column is of 4 bits so size of chip is 211 × 211 ×4 = 2048 × 2048 ×4 = 16 mega bits. On increasing address lines from 11 to 12 we have 212 × 212 ×4 = 64 mega bits which are an increase of a factor of 4. So possible sizes of such chips can be 16K, 256K, 1M, 4M, 16M and so on.
  • Refreshing of chip is done periodically using a refresh counter. One simple scheme of refreshing may be to disable read-write for some time and refresh all rows one by one.

761_What is Dynamic Random Access Memory.png


Related Discussions:- Illustrate organisation of dram chip

What are the user interfaces of interactive lists, What are the user interf...

What are the user interfaces of interactive lists? If you require the user to communicate with the system during list display, the list must be interactive.  You can describe

Which loader is executed when a system is first turned on, Which loader is ...

Which loader is executed when a system is first turned on or restarted? Ans. Bootstrap loader executed while a system is first turned on or restarted.

What are the advantages of electronic payment system, What are the advantag...

What are the advantages of electronic payment system? Advantages of the electronic payment system are illustrated below: This gives good security schemes. Four important sec

Explain shared memory system and tightly coupled system, Shared Memory Syst...

Shared Memory System / Tightly Coupled System Shared memory multiprocessors have the subsequent features: For real-time high-speed processing these systems are preferabl

What is redundant array of independent disks, What is Redundant Array of In...

What is Redundant Array of Independent Disks? Researchers are constantly trying to improve secondary storage media by raising their, performance, capacity as well as reliabilit

Give an example of problem statement, Give an example of Problem Statem...

Give an example of Problem Statement You should understand here that you are looking for a statement of requirements, not a proposal for the solution. OOA specifies structu

Define device interface, Define device interface. The buffer registers ...

Define device interface. The buffer registers DATAIN and DATAOUT and the status flags SIN and SOUT are part of circuitry commonly called as a device interface.

Maximum size of a database, What is the maximum size of a database that can...

What is the maximum size of a database that can be opened in Microsoft Access? Ans) 1 Gigabyte

Difference between write back and write through cache, What is Difference b...

What is Difference between write back and write through cache? A caching method wherein modifications to data into the cache aren't copied to the cache source till absolutely n

Message passing model, In the message-passing model, there exists a set of ...

In the message-passing model, there exists a set of tasks that use their own local memories during computation. Multiple tasks can reside on the similar physical machine as well ac

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd