Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Illustrate functional diagram of digital multiplexer. Write the scheme of a 4- input multiplexer using basic gates (AND/OR/NOT) and explain its operation.
Ans:
Multiplexer: Data selector or MUX is a logic circuit selects binary information from one of several input and directs this to a single output line. Selection of the individual input line is controlled through a set of selection lines. Generally there are 2n input lines and respectively n selection lines.
Here 4 inputs that are I1 I0 I2 I3 and two selection line as S0 and S1. Depending on the bit combination of S0 and S1 one of the inputs is moved to the output. Fundamentally there is a decoder circuit along with one input for each bit of information and one OR gate linked to the output. If So, Si = 00, then first AND gate will contain the two inputs as one output will depend upon I0. At similar time outputs of all other AND gates are Zero.
The multiplexer is a combinational circuit that is individual most broadly utilized standard circuit in digital design. This has N select lines 2N inputs and a particular output.
Multiplexer:-
Y = S‾1S‾0 I0 + S‾1S0 I1 + S1S‾0I2 + S1S0 I3
Truth table of 4x1 Mux
Select inputs
Output
S1
S0
Y
0
I0
1
I1
I2
I3
Circuit Diagram of 4 X 1 MUX using basic gate
a) Total available bandwidth = 1 Mbps = 1000 Kbps Each user requires send data at the rate of = 500 kbps As it is circuit switched network we have to dedicate the bandwidth So the
What do you mean by ‘Bresenham’s him Algorithm?
what is ecs?
Q. What are intelligent agents? What tasks will they perform? ANSWER: Intelligent agents are software that helps you, or operate on your behalf, in performing repetitive comput
What is SISD? Single Instruction stream, Single Data stream (SISD) shows the organization of a single computer having a control unit, a processor unit, and a memory unit. Inst
Q. Concurrently read exclusively write? It's one of the models based on PRAM. In this model, processors access the memory location simultaneously for reading whereas exclusivel
The OS of a computer might be periodically collect all the free memory space to form contiguous block of free space. Garbage collection
Q. Drawback of indirect addressing? • Drawback of this scheme is that it needs two memory references to fetch actual operand. First memory reference is to fetch the actual addr
Explain the architecture of SS7 . A block schematic diagram of the CCITT no. 7 signaling system is demonstrated in figure. Signal messages are passed by the central proces
equations og character generation
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd