I2c protocol bus , Computer Engineering

Assignment Help:

I²C TECHNOLOGIES

The I2C protocol bus is two bi-directional wires, serial data (SDA) and serial clock (SCL), that transmit information between the devices connected to the bus. Each device has a recognized unique address (i.e. microcontrollers, LCD driver or keyboard interface) and operates as either a transmitter or receiver, depending on the function of the device.

Obviously an LCD driver is only a receiver, whereas micro-controllers can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves during data transfers.

The device that initiates a data transfer on the bus and generates the clock signals to permit that transfer is called the master. At that time, any device addressed will be considered a slave. I have used PORTC (RC3 and RC4) on the PIC18F452 as serial clock (SCL) and serial data (SDA) connection respectively.

I2C - this is a Serial Interface that uses only two signals to serially exchange data with another device.

SDA - All data sent from one device to another goes on this line or bus. This signal is called as Serial Data.

SCL - It is generated by the master device and controls when data is sent and read. The signal can be forced low to prevent clock occurrence. It is done by a device that has become too busy to receive more data. This signal is called as Serial Clock.


Related Discussions:- I2c protocol bus

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Define the aims of program generation activity, Program generation activity...

Program generation activity aims at? Ans. At automatic generation of program the program generation activity aims.

Dbms, Find a 3NF decomposition of the following relation scheme: University...

Find a 3NF decomposition of the following relation scheme: University (Faculty, Dean, Department, Chair, Professor, Rank, Student}. The University relation satisfies the following

What is an orthogonal base class in c++, If two base classes have no overla...

If two base classes have no overlapping methods or data they are said to be independent of, or orthogonal to each other. Orthogonal in the sense means that two classes function in

Explian two limitations of dead-box analysis, (a) Explian two limitations o...

(a) Explian two limitations of dead-box analysis. (b) Describe why memory analysis is difficult. (c) With reference to the "Shadow Walker" rootkit, explain what is meant by

Illustarte basic flip-flops, Q. Illustarte Basic Flip-flops? Let's firs...

Q. Illustarte Basic Flip-flops? Let's first see a ordinary latch. A latch or flip-flop can be created employing two NOR or NAND gates. Figure (a) presents logic diagram for S-R

What is npblox framework, Designed, developed, tested and documented the de...

Designed, developed, tested and documented the demo created for NPBlox framework. NPBlox framework is a framework which enabled developers to create CLI/WEB/SNMP interfaces for

Cim and holonic manufacturing system, CIM and Holonic Manufacturing System ...

CIM and Holonic Manufacturing System The improvement of computer integrated manufacturing has demonstrated that the automation has the same potential such that of computers in

How to detect a sequence of 1101, Use 4 D-bascules connected in serial all ...

Use 4 D-bascules connected in serial all synchronized with the similar CLK. Then connect all 4 outputs, & 2nd output must reverse, of the D-bascule to an AND logic. The output of t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd