How to access the disk data, Computer Engineering

Assignment Help:

Q. How to Access the Disk Data?

Disks operate is semi-random mode of operation and generally referenced block wise. The data access time on a disk comprises two major components:

  • Seek time: Time to position head on a particular track. On a fixed head disks it's time taken by electronic circuit to select needed head whereas in movable head disks it's time needed to move head to a specific track.
  • Latency time: This is time needed by a sector to reach below read/write head. On an average it's half of time taken for a rotation by disk.

In addition to seek and latency time the time taken to transfer a (read/write) block of words can be considered however normally it is too small in comparison to seek time and latency and in general disk access time is concerned to be sum of seek time and latency time. Because access time of disks is large so it is advisable to read a sizeable part of data in a single go and so disks are referenced block wise. As a matter of fact you will find that in most of computer system input/output involving disk is given a very high priority. Fundamental reason for such priority is latency time which is needed once the block which is to be read passes below read-write head. It may take time of order of milliseconds to do it again, in turn delaying Input /Output and lowering performance of system.


Related Discussions:- How to access the disk data

Define arithmetic pipelines, Arithmetic Pipelines The technique of pipe...

Arithmetic Pipelines The technique of pipelining can be applied to various complex and low arithmetic operations to speed up processing time. Pipelines used for arithmetic calc

Explain about combinational circuits, Q. Explain about Combinational Circui...

Q. Explain about Combinational Circuits? Combinational Circuit is one of the models for parallel computers. In interconnection networks, different processors correspond with ea

Illustrate cache dram, Q. Illustrate Cache DRAM? Cache DRAM (CDRAM) wh...

Q. Illustrate Cache DRAM? Cache DRAM (CDRAM) which is developed by Mitsubishi integrates a tiny SRAM cache (16Kb) on a generic DRAM chip. SRAM on the CDRAM can be used in two

Data structure, explain different type of sparse matrix

explain different type of sparse matrix

Using which ARQ, Using               ARQ, a sending modem must wait for a ...

Using               ARQ, a sending modem must wait for a return ACK for each sent block before sending the next block. (A)  discrete                                      (B)

The concept of process-parallel computing, The Concept of Process Infor...

The Concept of Process Informally, a method is a program in execution, behind the program has been loaded in the main memory. However, a method is more than just a program code

Design requirements of combinational logic, What are the requirements to de...

What are the requirements to design Combinational Logic ? Ans . Design Requirements of Combinational Logic:- (i) By the specifications of circuit, we find out the

Parallel virtual machine, PVM is mainly a simulation of a computer machine ...

PVM is mainly a simulation of a computer machine running parallel programs. It is a software package that allows a heterogeneous collection of UNIX and/or Windows computers hooked

Layered architecture of electronic data interchange, Illustrated about the ...

Illustrated about the layered architecture of Electronic Data Interchange? Layered Architecture of EDI: Electronic Data Interchange is most commonly applied into th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd