How many lines of address bus used for memory of 2048 bytes, Computer Engineering

Assignment Help:

How many lines of address bus must be used to access 2048 bytes of memory when available RAM chips 128 × 8. How many lines of these will be common to each chip?

Ans. AS chips available here of 128 x 8 in size. Thuis means that total 128(2⁷) locations are here and all locations can store 8 bits. Hence the total number of address lines required to access
128 locations is 7. Since seven address lines can address 27 locations so all seven lines are common to all chips.

Related Discussions:- How many lines of address bus used for memory of 2048 bytes

Logic programs, Logic Programs: A subset of first order logic is "Logi...

Logic Programs: A subset of first order logic is "Logic programs". However logic program having a set of Horn clauses that are implication conjectures when there is a conjunct

TIME COMPLEXITY, calculate the time complexity of a=(b/c) operation in stac...

calculate the time complexity of a=(b/c) operation in stack

Show various RISC processors, Q. Show Various RISC Processors? RISC has...

Q. Show Various RISC Processors? RISC has fewer design bugs and its simple instructions decrease design time. Sodue to all the above important reasons RISC processors have beco

Explain the importance of object oriented modelling, Explain the importance...

Explain the importance of Object Oriented Modelling It is important to note that wi t h the growing complexity of systems, significance of modelling techniques increases. Beca

Data structure, Process: pid start time end time priority t...

Process: pid start time end time priority timeslice list of CPU bursts list of IO bursts (the number of IO burst will always be 1 less than the number of CPU

Draw the logic diagram of 4-bit odd parity checkers, Normal 0 f...

Normal 0 false false false EN-IN X-NONE X-NONE

Fact Finding, What and why use fact finding.

What and why use fact finding.

Masters and slaves, The devices on the I2C bus are either masters or slaves...

The devices on the I2C bus are either masters or slaves. The master is the device that is responsible for driving the SCL clock line, while the slaves are the devices that respond

Handling multiple devices - computer architecture, Handling Multiple Device...

Handling Multiple Devices Interrupt Priority Continue to accept interrupt requests from higher priority components Disable interrupts from component at the sa

Determine the importance of computer hardware, Determine the importance of ...

Determine the importance of computer Hardware Hardware forms the greatest asset of the company, but it reaches obsolescence very quickly. Normally, it is said that every six mo

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages