How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

What is dynamic host configuration protocol, How does dynamic host configur...

How does dynamic host configuration protocol aid in network administration? Instead of having to visit every client computer to configure a static IP address, the network admin

What is packet filter, What is packet filter? Packet filter is a standa...

What is packet filter? Packet filter is a standard router up to with some extra functionality. The extra functionality permits every incoming or outgoing packet to be inspected

Example of wan technologies, Some multiple WAN methods are defined below: ...

Some multiple WAN methods are defined below: ARPANET: It start in 1960's. It was operated by Advanced Research Project Agency, which is a company of US defense department.

What is traffic shaping, Normal 0 false false false EN-...

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

What is a computer network, What is a computer network? Computer Networ...

What is a computer network? Computer Network is a collection of distributed intelligent devices that are connected with each other with transmission media for the purpose of da

Why do we require a subnet mask? , If the host has the subnet ID why do we ...

If the host has the subnet ID why do we require a subnet mask?

Define interconnection network, Interconnection Network An interconnect...

Interconnection Network An interconnection network is designed for transferring data between two processors in a Multi-stage network. Memory bottleneck is a fundamental limitat

How does it optimise handovers in cellular networks, Question: (a) In r...

Question: (a) In relation with a cellular network architecture, describe the following terms: (i) Clusters (ii) Pico cells (iii) Nano cells (iii) Cell breathing (b)

Illustrate the bus backbone network, Q. Illustrate the Bus Backbone network...

Q. Illustrate the Bus Backbone network? - Topology is a bus - Utilized in networks such as 10Base5 or 10Base2 - Normally utilized to connect different buildings or to con

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd