How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

Maintaining the sequence number, Maintaining the sequence number The  ...

Maintaining the sequence number The  other advantage of GBN  is that  it maintain  the next  sequence number.

Relationship between throughput and delay, If a data packet switch has a qu...

If a data packet switch has a queue of data packets waiting when a new packet reach. The new packet will be located on the whole queue and will have to wait while the switch forwar

Describe the dsdm life-cycle with a suitable diagram, Question : (a) De...

Question : (a) Describe how ‘prototyping' is important to RAD. (b) List main features of ‘prototyping'. (c) List main principles of DSDM. (d) Describe the DSDM life-

System - network administrator, The program must be well documented which i...

The program must be well documented which includes meaningful variable and subroutine names ("self documenting code") along with comments in the code. The following block of code w

Sockets, When programming a server or a client, we have to deal with port n...

When programming a server or a client, we have to deal with port numbers and IP addresses, but we usually do this through an abstraction called a socket. Sockets are the standard A

Packet switching, Suppose there are exactly five packet switches (Figure 4)...

Suppose there are exactly five packet switches (Figure 4) between a sending host and a receiving host connected by a virtual circuit line (shown as dotted line in figure 4). The tr

State the steps to provide more computing power, State the Steps to provide...

State the Steps to provide more computing power In order to provide more computing power, the following steps may be taken: Add more processing power by addition of more

Shortest path tree and minimum-spanning tree, We studied Dijkstra's link-st...

We studied Dijkstra's link-state routing algorithm for computing the unicast paths that are individually the shortest paths from the source to all destinations. The union of these

Explain multipurpose internet mail extensions, Q. Explain Multipurpose Inte...

Q. Explain Multipurpose Internet Mail Extensions? - The Multipurpose Internet Mail Extensions is an extension of SMTP that allows the transfer of multimedia and other non-ASCII

What are the important topologies for networks, What are the important topo...

What are the important topologies for networks? BUS topology: In this every computer is directly linked to primary network cable in a single line. Advantages: Inexpensive,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd