How dram’s are different from sram’s, Electrical Engineering

Assignment Help:

How DRAM's are different from SRAM's? Why DRAMs are said to use address multiplexing?

Ans

Dynamic RAM (DRAM) is basically the same as SRAM except that it recollects data for only 2 or 4 ms on an internal capacitor. After 2 or 4 ms, contents of the DRAM should be completely rewritten (refreshed) since the capacitorsthat store logic 1 or logic 0, lose their charges. Whole content of the memory is refreshed with 256 reads in a 2-to-4 ms interval. Refreshing also takes place during a write, a read or during a special refresh cycle.


Related Discussions:- How dram’s are different from sram’s

Discuss all the five software interrupt instructions, Discuss all the five ...

Discuss all the five software interrupt instructions. The INTEL family microprocessor consist of software interrupts INT, INT0, INT3 and BOUND and IRET. Out of all these five

Hybrid meters, Hybrid Meters These meters have electronic measurement ...

Hybrid Meters These meters have electronic measurement circuits but show is by impulse counters/stepper motors. Accuracy is classically class 1.0 or 2.0 and commonly these met

Machine, explain inifinite bus

explain inifinite bus

Transistor, what is bias compensation

what is bias compensation

Sphl load stack pointer with hl instruction, SPHL Load Stack  pointer with...

SPHL Load Stack  pointer with HL Instruction This instruction  copies  the contents of HL register  pair  the stack pointer register. The instruction format is             S

Electric automobile system specifications, The automobile shall not rely on...

The automobile shall not rely on fossil fuel for energy. The automobile shall be designed using available and emerging technology. The automobile shall seat at least five

Digital electronic, What are the advantages of wired-AND connection of digi...

What are the advantages of wired-AND connection of digital IC

Singles phase half wave controlled rectifier with rl load, Singles Phase ...

Singles Phase  Half wave Controlled Rectifier  with RL Load When gate pulses are applied to the thyristor  at output voltage  v0 follows the input voltage  v s ( = V m sin ) s

Laplace transform method, Consider the circuit shown in Figure (a) in which...

Consider the circuit shown in Figure (a) in which the switch S has been in position 1 for a long time. Let the switch be changed instantaneously to position 2 at t = 0. Obtain v(t)

Determine the line-to-line voltage at the load terminal, Q. A balanced delt...

Q. A balanced delta-connected load has a per-phase impedance of 45 60° . It is connected to a three-phase, 208-V, 60-Hz supply by a three- phase feeder that has a per-phase impeda

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd